Identifying deterministic performance boost capability of a computer system
Patent 8055477 Issued on November 8, 2011. Estimated Expiration Date: November 20, 2028. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
A benchmark tester retrieves a voltage margin that corresponds to a device that a system includes. The voltage margin indicates an additional amount of voltage to apply to a nominal voltage that, when added, results in the device operating at a power limit while executing a worst-case power workload. Next, the benchmark tester (or thermal power management device) sets an input voltage for the device to a value equal to the sum of the voltage margin and the nominal voltage. The benchmark tester then dynamically benchmark tests the system, which includes adjusting the device's frequency and input voltage while ensuring that the device does not exceed the device's power limit. In turn, the benchmark tester records a guaranteed minimum performance boost for the system based upon a result of the benchmark testing.
Other References
Final Office Action for U.S. Appl. No. 11/758,798, mailed Jun. 2, 2010, 15 pages.
Notice of Allowance for U.S. Appl. No. 11/758,798, mailed Nov. 10, 2010, 15 pages.
Notice of Allowance for U.S. Appl. No. 11/565,106, mailed Sep. 12, 2007, 8 pages.
Office Action for U.S. Appl. No. 11/565,106 mailed Jul. 13, 2007, 20 pages.
Kotla, et al., “Characterizing the Impact of Different Memory Intensity Levels”, 7th Annual Workshop on Workload Characterization, Oct. 25, 2004.
Kotla, et al., “Scheduling Processor Voltage and Frequency in Server and Cluster Systems”, IPDPS 19th Symposium, Apr. 2005.
Ghiasi, et al., “Scheduling for Heterogeneous Processors in Server Systems”, Conf. on Computing Frontiers, pp. 199-210, May 2005.
Notice of allowance for U.S. Appl. No. 11/951,310, mailed Jan. 5, 2009, 28 pages.
May, John M. , “MPX: Software for Multiplexing Hardware Performance Counters”, IPDPS Proceedings 2001.
Office Action for U.S. Appl. No. 11/758,798, mailed Feb. 3, 2010, 26 pages.
Zhu et al., “Localized Microarchitecture-Level Voltage Management,” 2006 IEEE International Symposium on Circuits and Systems, May 21-24, 2006, pp. 37-40, XP0109383345, ISBN 978-0-7803-9389-9.
PCT Search Report for Application No. PCT/EP2009/064979, mailed Mar. 25, 2010, 13 pages.
November 20, 2028. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
