U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Ring oscillator

Patent 7659786 Issued on February 9, 2010. Estimated Expiration Date: Icon_subject March 6, 2028. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

CMOS LSI and VLSI chips having internal delay testing capability
Patent #: 4495628
Issued on: 01/22/1985
Inventor: Zasio

Phase locked loop having digitally controlled oscillator and pulse signal generator
Patent #: 5517155
Issued on: 05/14/1996
Inventor: Yamauchi, et al.

Digital delay circuit and method
Patent #: 5789969
Issued on: 08/04/1998
Inventor: Davis, et al.

Oscillator for measuring on-chip delays
Patent #: 6134191
Issued on: 10/17/2000
Inventor: Alfke

Delay stabilization system for an integrated circuit
Patent #: 6157231
Issued on: 12/05/2000
Inventor: Wasson

Signal monitoring circuit for detecting asynchronous clock loss
Patent #: 6222392
Issued on: 04/24/2001
Inventor: Guo, et al.

Circuit for measuring signal delays in synchronous memory elements
Patent #: 6232845
Issued on: 05/15/2001
Inventor: Kingsley, et al.

Built-in self test method for measuring clock to out delays
Patent #: 6356514
Issued on: 03/12/2002
Inventor: Wells, et al.

Programmable ring oscillator
Patent #: 6388533
Issued on: 05/14/2002
Inventor: Swoboda

Built-in AC self test using pulse generators
Patent #: 6466520
Issued on: 10/15/2002
Inventor: Speyer, et al.

More ...

Inventors

Assignee

Application

No. 12043368 filed on 03/06/2008

US Classes:

331/57RING OSCILLATORS

Examiners

Primary: Kinkead, Arnold
Assistant: Tan, Richard

Attorney, Agent or Firm

International Class

H03K 3/03

Abstract

A ring oscillator includes a first logic block having a first input connected to a specific point along a delay path, a first output and a second output, and a second logic block having a first input connected to the first output of the first logic block, a second input connected to the second output of the first logic block, a third input connected to the end of the delay path, and a first output connected to the beginning of the delay path. The first logic block is arranged to alternately switch its first output and second output from logical HIGH to logical LOW, and vice versa, every time a rising edge is input into its first input. The second logic block is arranged to alternately select its first input and its second input every time a rising edge is input into its third input.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?