3634883
3798597
Data processor reorder random access memory
Patent #: 3943347
Issued on: 03/09/1976
Inventor: Martinson
Discrimination during reading of data prerecorded in different codes
Patent #: 4151565
Issued on: 04/24/1979
Inventor: Mazzola
Digital signal transmission method
Patent #: 4215335
Issued on: 07/29/1980
Inventor: Doi , et al.
Bit serial encoder
Patent #: 4410989
Issued on: 10/18/1983
Inventor: Berlekamp
Complementary metal-insulated semiconductor memory decoder
Patent #: 4455629
Issued on: 06/19/1984
Inventor: Suzuki , et al.
Memory circuit
Patent #: 4520463
Issued on: 05/28/1985
Inventor: Okumura
Coding, detecting or correcting transmission error system
Patent #: 4566105
Issued on: 01/21/1986
Inventor: Oisel , et al.
Encoding method for error correction
Patent #: 4598403
Issued on: 07/01/1986
Inventor: Odaka
More ...
Semiconductor memory
Patent #: 4604749
Issued on: 08/05/1986
Inventor: Shinoda , et al.
Shared circuitry for the encoding and syndrome generation functions of a Reed-Solomon code
Patent #: 4763332
Issued on: 08/09/1988
Inventor: Glover
Fast processor for multi-bit error correction codes
Patent #: 4928280
Issued on: 05/22/1990
Inventor: Nielson, et al.
High speed parallel CRC device for concatenated data frames
Patent #: 4937828
Issued on: 06/26/1990
Inventor: Shih, et al.
Method and apparatus for CRC computation
Patent #: 5130991
Issued on: 07/14/1992
Inventor: Takano
Device and method for asynchronous cyclic redundancy checking for digital receivers
Patent #: 5267249
Issued on: 11/30/1993
Inventor: Dong
Calculating apparatus and method of encrypting/decrypting communication data by using the same
Patent #: 5313530
Issued on: 05/17/1994
Inventor: Iwamura
Implementation of the HDLC CRC calculation
Patent #: 5325372
Issued on: 06/28/1994
Inventor: Ish-Shalom
Cyclic redundancy check operating method and a head error checker synchronizing unit in an asynchronous transfer mode switching process
Patent #: 5345451
Issued on: 09/06/1994
Inventor: Uriu, et al.
Data stream frame synchronisation
Patent #: 5367544
Issued on: 11/22/1994
Inventor: Bruekheimer
Method and apparatus for generating Reed-Soloman error correcting code across multiple word boundaries
Patent #: 5375127
Issued on: 12/20/1994
Inventor: Leak, et al.
One bit error correction method having actual data reproduction function
Patent #: 5408476
Issued on: 04/18/1995
Inventor: Kawai, et al.
Cyclical redundancy check method and apparatus
Patent #: 5671237
Issued on: 09/23/1997
Inventor: Zook
Synchronization and error detection in a packetized data stream
Patent #: 5703887
Issued on: 12/30/1997
Inventor: Heegard, et al.
Apparatus for detecting and correcting cyclic redundancy check errors
Patent #: 5748652
Issued on: 05/05/1998
Inventor: Kim
ATM cell synchronous system
Patent #: 5771249
Issued on: 06/23/1998
Inventor: Yanagisawa
Fast framing of nude ATM by header error check
Patent #: 5844923
Issued on: 12/01/1998
Inventor: Condon
Communication control apparatus in ATM communication
Patent #: 5867509
Issued on: 02/02/1999
Inventor: Tanaka
Highly parallel cyclic redundancy code generator
Patent #: 5878057
Issued on: 03/02/1999
Inventor: Maa
High speed calculation of cyclical redundancy check sums
Patent #: 6029186
Issued on: 02/22/2000
Inventor: DesJardins, et al.
Digital data error detection and correction system
Patent #: 6049903
Issued on: 04/11/2000
Inventor: Nishimura
Method and apparatus for generating cyclical redundancy code
Patent #: 6195780
Issued on: 02/27/2001
Inventor: Dravida, et al.
Method and apparatus for detecting and correcting errors using cyclic redundancy check
Patent #: 6427219
Issued on: 07/30/2002
Inventor: Yang
Method and apparatus for high-speed CRC computation based on state-variable transformation
Patent #: 6519738
Issued on: 02/11/2003
Inventor: Derby
High speed generation and checking of cyclic redundancy check values
Patent #: 6530057
Issued on: 03/04/2003
Inventor: Kimmitt
Method for detecting errors on parallel links
Patent #: 6684363
Issued on: 01/27/2004
Inventor: Cassiday , et al.
Device and method for detecting errors in CRC code having reverse ordered parity bits
Patent #: 6820232
Issued on: 11/16/2004
Inventor: Kim, et al.
Apparatus and method for accelerating cyclic redundancy check calculations
Patent #: 6928608
Issued on: 08/09/2005
Inventor: Peyser, et al.
Method for superimposing a sequence number in an error detection code in a data network
Patent #: 6931581
Issued on: 08/16/2005
Inventor: Cassiday, et al.
System and method for generating cyclic redundancy check
Patent #: 7216285
Issued on: 05/08/2007
Inventor: Chen
High performance CRC calculation method and system with a matrix transformation strategy
Patent #: 7219293
Issued on: 05/15/2007
Inventor: Tsai, et al.
Fast parallel calculation of cyclic redundancy checks Patent #: 7320101
Issued on: 01/15/2008
Inventor: Bain
February 12, 2027. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
