Capacitively-coupled level restore circuits for low voltage swing logic circuits
Patent 7586329 Issued on September 8, 2009. Estimated Expiration Date: July 26, 2026. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
Some embodiments of the disclosure include a circuit having differential sides and a capacitive network coupled to differential sides. The circuit further includes a reset network for resetting the first differential side to a first voltage and for resetting the second differential side to a second voltage. Other embodiments are described and claimed.
Other References
Zimmermann, Reto , “Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic”, IEEE Journal of Solid-State Circuits, 32(7), (Jul. 1997), 1079-1090.
Yano, K. , et al., “Top-Down Pass-Transistor Logic Design”, IEEE Journal of Solid-State Circuits, 31(6), (1996),792-803.
Yamashita, S. , et al., “Pass-Transistor/CMOS Collaborated Logic: The Best of Both Worlds”, 1997 Symposium on VLSI Circuits Digest of Technical Papers, (1997),31-32.
Tretz, C. , et al., “Performance Comparison of Differential Static CMOS Circuit Topologies in SOI Technology”, Proceedings 1998 IEEE International SOI Conference, (1998),123-124.
Thompson, S. , et al., “A 90 nm technology featuring 50nm strained silicon channel transistors, 7 layers of Cu interconnects, low K ILD, and 1 um2 SRAM cell”, International Electron Devices Meeting, 2002, IEDM '02, Digest., (Dec. 2002),61-64.
Rabaey, Jan M., Digital Integrated Circuits: A Design Perspective, Section 4.2.3, Prentice Hall, Upper Saddle River, NJ,(1996),210-222.
Oklobdzija, V. G., “Differential and pass-transistor CMOS logic for high performance systems”, Microelectronics Journal, 29, (1998),679-688.
Kayed, Somia I., et al., “CMOS Differential Pass-Transistor Logic (CMOS DPTL) Predischarge Buffer Design”, Proceedings of the Thirteenth National Radio Science Conference, Cairo, Egypt,(1996),527-235.
Glasser, Lance A., et al., The Design and Analysis of VLSI Circuits, Addison-Wesley Publishing Company,(1985), 16-21.
Fuse, Tsuneaki , et al., “A 0.5V 200MHz 1-Stage 32b ALU Using a Body Bias Controlled SOI Pass-Gate Logic”, 1997 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, (1997),286-287.
Deleganes, Daniel J., et al., “Low-voltage-swing logic circuits for a 7GHz x86 integer core”, 2004 IEEE International Solid-State Circuits Conference, 2004, Digest of Technical Papers. ISSCC., (2004), 10 pages.
Cheng, K. , et al., “A 1.2V CMOS Multiplier Using Low-Power Current-Sensing Complementary Pass-Transistor Logic”, Proc. Third Int. Conf. on Electrics, Circuits and Systems, (1996),pp. 1037-1040.
July 26, 2026. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
