U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Database mining method and computer readable medium carrying instructions for coverage analysis of functional verification of integrated circuit designs

Patent 7467364 Issued on December 16, 2008. Estimated Expiration Date: Icon_subject December 12, 2025. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Method for performing floorplan timing analysis using multi-dimensional feedback in a spreadsheet with computed hyperlinks to physical layout graphics and integrated circuit made using same
Patent #: 5910899
Issued on: 06/08/1999
Inventor: Barrientos

Architecture and methods for a hardware description language source level debugging system
Patent #: 6132109
Issued on: 10/17/2000
Inventor: Gregory, et al.

Method and apparatus for test generation during circuit design
Patent #: 6182258
Issued on: 01/30/2001
Inventor: Hollander

Interactive dubug tool for programmable circuits
Patent #: 6212650
Issued on: 04/03/2001
Inventor: Guccione

Integrated circuit test coverage evaluation and adjustment mechanism and method
Patent #: 6212667
Issued on: 04/03/2001
Inventor: Geer, et al.

Method and apparatus for test generation during circuit design
Patent #: 6347388
Issued on: 02/12/2002
Inventor: Hollander

Coverage-based test generation for microprocessor verification
Patent #: 6647513
Issued on: 11/11/2003
Inventor: Hekmatpour

System and method for measuring temporal coverage detection
Patent #: 6675138
Issued on: 01/06/2004
Inventor: Hollander ,   et al.

Database mining system and method for coverage analysis of functional verification of integrated circuit designs
Patent #: 7007251
Issued on: 02/28/2006
Inventor: Hekmatpour

Methods, systems, and media for generating a regression suite database Patent #: 7320090
Issued on: 01/15/2008
Inventor: Coulter, Jr., et al.

Inventor

Assignee

Application

No. 11299497 filed on 12/12/2005

US Classes:

716/5Design verification (e.g., wiring line capacitance, fan-out checking, minimum path width)

Examiners

Primary: Chiang, Jack
Assistant: Tat, Binh C

Attorney, Agent or Firm

Foreign Patent References

  • 1 063 599 EP 12/01/2000

International Class

G06F 17/50

Abstract

Database mining, analysis and optimization techniques in conjunction with the model-based functional coverage analysis are used to turn raw verification and coverage data into design intelligence (DI) and verification intelligence (VA). The required data and attributes are automatically extracted from verification, simulation and coverage analysis databases. Design finite state machine extraction, design functional event extraction, and automatic coverage model generation and optimization techniques are applied to the design HDL description. Coverage model tuning and optimization directives, as well as test spec tuning and optimization directives are generated based on the analysis and mining of various verification, simulation, and coverage databases. An integrated web-based interface portlet is used for access, analysis and management of the resulting databases, generated reports and verification directives. Dissemination rules are used to automatically generate and distribute analysis reports and verification directives to engineers at wired or wireless interface devices via Internet or Intranet.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?