U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Clipless and wireless semiconductor die package and method for making the same

Patent 7371616 Issued on May 13, 2008. Estimated Expiration Date: Icon_subject January 5, 2026. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Semiconductor device
Patent #: 5349238
Issued on: 09/20/1994
Inventor: Ohsawa, et al.

Semiconductor package
Patent #: 6040626
Issued on: 03/21/2000
Inventor: Cheah, et al.

High performance flip chip package
Patent #: 6133634
Issued on: 10/17/2000
Inventor: Joshi

6369441

Power semiconductor package and method for making the same
Patent #: 6465276
Issued on: 10/15/2002
Inventor: Kuo

High performance multi-chip flip chip package
Patent #: 6489678
Issued on: 12/03/2002
Inventor: Joshi

Array waveguide grating and method of manufacture thereof
Patent #: 6556749
Issued on: 04/29/2003
Inventor: Uetsuka, et al.

Stacked intelligent power module package
Patent #: 6574107
Issued on: 06/03/2003
Inventor: Jeon, et al.

Lead frame, semiconductor device and manufacturing method thereof, circuit board and electronic equipment
Patent #: 6608369
Issued on: 08/19/2003
Inventor: Sone

Thin, small-sized power semiconductor package
Patent #: 6621152
Issued on: 09/16/2003
Inventor: Choi ,   et al.

More ...

Inventor

Assignee

Application

No. 11326987 filed on 01/05/2006

US Classes:

438/123, Lead frame438/111, Using strip lead frame257/666, LEAD FRAME257/673, With bumps on ends of lead fingers to connect to semiconductor257/676With structure for mounting semiconductor chip to lead frame (e.g., configuration of die bonding flag, absence of a die bonding flag, recess for LED)

Examiners

Primary: Picardat, Kevin M.

Attorney, Agent or Firm

International Class

H01L 21/00

Abstract

A method for making a semiconductor die package is disclosed. In some embodiments, the method includes using a leadframe structure including at least one lead structure having a lead surface. A semiconductor die having a first surface and a second surface is attached to the leadframe structure. The first surface of the semiconductor die is substantially planar to the lead surface and the second surface of the semiconductor die is coupled to the leadframe structure. A layer of conductive material is formed on the lead surface and the first surface of the semiconductor die to electrically couple the at least one lead structure to the semiconductor die.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?