U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Texture cache for a computer graphics accelerator

Patent 7136068 Issued on November 14, 2006. Estimated Expiration Date: Icon_subject April 7, 2018. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Cache memory organization utilizing miss information holding registers to prevent lockup from cache misses
Patent #: 4370710
Issued on: 01/25/1983
Inventor: Kroft

True-perspective texture/shading processor
Patent #: 4586038
Issued on: 04/29/1986
Inventor: Sims ,   et al.

Method and apparatus for texture generation
Patent #: 4615013
Issued on: 09/30/1986
Inventor: Yan ,   et al.

Advanced video object generator
Patent #: 4727365
Issued on: 02/23/1988
Inventor: Bunker ,   et al.

Three dimensional texture generator for computed terrain images
Patent #: 4821212
Issued on: 04/11/1989
Inventor: Heartz

Method for modulating color for effecting color cell texture
Patent #: 4905164
Issued on: 02/27/1990
Inventor: Chandler, et al.

Apparatus and method for obtaining priority numbers for drawing figures forming a display figure
Patent #: 4924414
Issued on: 05/08/1990
Inventor: Ueda

Texture mapping apparatus and method
Patent #: 4935879
Issued on: 06/19/1990
Inventor: Ueda

Image memory write control apparatus and texture mapping apparatus
Patent #: 4945495
Issued on: 07/31/1990
Inventor: Ueda

Triangle processor for 3-D graphics display system
Patent #: 4945500
Issued on: 07/31/1990
Inventor: Deering

More ...

Inventors

Application

No. 09056656 filed on 04/07/1998

US Classes:

345/503, Coprocessor (e.g., graphic accelerator)345/531, Graphic display memory controller345/537, Data transfer between memories345/552, Texture memory345/559, Register345/568, Address translation (e.g., between virtual and physical addresses)711/202, Address mapping (e.g., conversion, translation)345/473, Animation710/3, Input/Output addressing711/140, Cache pipelining365/230.01, ADDRESSING711/206, Translation tables (e.g., segment and page table or map)345/418, COMPUTER GRAPHICS PROCESSING711/118Caching

Examiners

Primary: Chauhan, Ulka J.

Foreign Patent References

  • 0 319 165 EP 06/01/1989
  • 0 447 222 EP 09/01/1991
  • 0 454 129 EP 10/01/1991
  • 63-80375 JP 04/01/1988
  • 1-114990 JP 05/01/1989
  • 5-298456 JP 11/01/1993
  • 5-307610 JP 11/01/1993
  • 6-36039 JP 02/01/1994
  • WO 90/00774 WO 01/01/1990

International Class

G06F 15/16

Abstract

A method and apparatus which includes a graphics accelerator, circuitry responsive to pixel texture coordinates to select texels and generate therefrom a texture value for any pixel the color of which is to be modified by a texture, and a cache for texels for use by the circuitry to generate texture value for any pixel.

Other References

  • Igehy, H., Eldridge, M., Proudfoot, K., “Prefetching in a Texture Cache Architecture”, Proceedings of the 1998 EUROGRAPHICS/SIGGRAPH Workshop on Graphics Hardware, 1998, pp. 133-142.
  • Alan Norton et al.; “Clamping: A Method of Antialiasing Textured Surfaces by Bandwidth Limiting in Object Space,” Computer Graphics, vol. 16, No. 3 (Jul., 1982), pp. 1-8.
  • Nobuyuki Yagi et al.; “A Programmable Video Signal Multi-Processor for HDTV Signals,” IEEE, (1993), pp. 1754-1757.
  • Graham J. Dunnett et al.; “The Image Chip for High Performance 3D Rendering,” IEEE, (Nov., 1992) pp. 41-52.
  • James E. Dudgeon, et al; “Algorithms for Graphics Texture Mapping,” IEEE, (1991), pp. 613-617.
  • Akira Yamazaki et al.; “A Concurrent Operating CDRAM for Low Cost Multi-Media,” 1993 Symposium on VLSI Circuits—Digest of Technical Papers, (May 19-21, 1993), Kyoto, Japan, pp. 61-62.
  • Dave Bursky; “Combination DRAM-SRAM Removes Secondary Caches,” Electronic Design, (Jan. 23, 1992), pp. 39-40, 42-43.
  • John Poulton et al.; “Breaking the Frame-Buffer Bottleneck with Logic Enhanced Memories,” IEEE Computer Graphics & Applications, (Nov., 1992), pp. 65-74.
  • David A. Patterson et al.; “Computer Architecture a Quantitative Approach,” ©1990 Morgan Kaufmann Publishers, Inc. [ISBN 1-55860-069-8], pp. 425-432.
  • Stephen A. Ward et al.; “Computation Structures,” (Second Printing), ©1990 MIT Press ISBN 0-262-23139-5), pp. 476-478.
  • Loring Wirrel; “Intel's i860 Takes High-End Graphics Lead,” Electronic Engineering Times (Mar. 26, 1990) pp. 134, 136.
  • M. Agate et al.; “A Multiple Application Graphics Integrated Circuit—MAGIC,”Eurographics '86, (©Eurographics Association 1986), pp. 67-77.
  • Michael Deering et al.; “The Triangle Processor and Normal Vector Shader: A VLSI System for High Performance Graphics,” Computer Graphics, vol. 22, No. 4, (Aug., 1988), pp. 21-30.
  • Paul Winser et al.; “Architectures for Mass Market 3D Displays,” Eurographics '88, (©Eurographics Association), pp. 273-283.
  • David Kirk et al.; “The Rendering Architecture of the DN10000VS,” Computer Graphics, vol. 24, No. 4 (Aug. 1990), pp. 299-307.
  • Forrest Norrod et al.; “An Advanced VSLI Chip Set for Very-High-Speed Graphics Rendering,” Conference Proceedings—NCGA '91 Conference & Exposition, (Apr. 22-25, 1991, Chicago), pp. 1-10.
  • A.M. Kovalev et al.; “Computer Systems for Image Analysis and Synthesis—Increasing the Quality of Texture Mapping onto Planar Surfaces,” Optoelectronics, Instrumentation and Data Processing, No. 3, 1991, pp. 3-10.
  • Adrian Sfarti et al.; “Method for Filling Shaded, Textured z-Buffered Polygons,” 13 pages. (undated).
  • Intel Computers, “i860™ 64-Bit Microprocessor Simulator and Debugger Reference Manual,” Version 3, Jan. 1990, 167 pages.
  • Larry J. Thayer; “Advanced Workstation-Graphics Hardware Features,” Conference Proceedings—NCGA 1990, (pp. 309-315).
  • Williams, T., “80860 May Force Rethinking of Graphics Systems Architectures,” Computer Design, May 1, 1989
  • 1860 64-Bit Microprocessor, Preliminary Data Sheet, Oct. 1989.
  • 1860 Microprocessor Family, Programmer's Reference Manual 1991, Intel Corporation.
  • 1860 Microprocessor Hardware Reference Manual 1990, Intel Corporation.
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?