Methodology for managing power consumption in an application

Patent 7080267 Issued on July 18, 2006. Estimated Expiration Date:

June 13, 2023. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Abstract Claims Description Full Text

Patent References

Method for reducing power consumption includes comparing variance in number of time microprocessor tried to react input in predefined period to predefined variance
Patent #: 5201059
Issued on: 04/06/1993
Inventor: Nguyen

Portable computer with BIOS-independent power management
Patent #: 5410711
Issued on: 04/25/1995
Inventor: Stewart

Power management initialization for a computer operable under a plurality of operating systems
Patent #: 5414860
Issued on: 05/09/1995
Inventor: Canova, Jr., et al.

Power management coordinator system and interface
Patent #: 5560022
Issued on: 09/24/1996
Inventor: Dunstan, et al.

Integrated circuit having software controllable internal clock generator and switch connecting batteries in series or parallel for power conservation
Patent #: 5745774
Issued on: 04/28/1998
Inventor: Munetsugu

Adjusting clock frequency and voltage supplied to a processor in a computer system
Patent #: 5760636
Issued on: 06/02/1998
Inventor: Noble, et al.

Method and apparatus providing multiple voltages and frequencies selectable based on real time criteria to control power consumption
Patent #: 5812860
Issued on: 09/22/1998
Inventor: Horden, et al.

System and method for cross-platform application level power management Patent #: 6131166
Issued on: 10/10/2000
Inventor: Wong-Insley

Inventors

Assignee

Texas Instruments Incorporated

Application

No. 10461025 filed on 06/13/2003

US Classes:

713/300, COMPUTER POWER CONTROL713/320, Power conservation719/318, EVENT HANDLING OR EVENT NOTIFICATION713/323, Active/idle mode processing713/322, By clock speed control (e.g., clock on/off)713/340, Having power source monitoring327/513, With compensation for temperature fluctuations455/574Power conservation

Examiners

Primary: Lee, Thomas C.
Assistant: Suryawanshi, Suresh K

Attorney, Agent or Firm

International Classes

G06F 1/26
G06F 1/32
G06F 13/00

Abstract

Methods and systems are provided for dynamically managing power consumption in a digital system. These methods and systems broadly provide for permitting clients executing on a digital system to register for notification of power event and to request that power events occur. Registered clients are notified when a power event is requested and the requested power event is caused to occur. Power events are selected from a group comprising setpoint change, enter deep sleep mode, enter snooze mode, and change to power supply status. There may also be user-defined custom power events. If the requested power event is a setpoint change, a check is made to verify that each of the registered clients can operate at the requested setpoint. The digital system may be comprised of processor with a single processing core with a single clock or a processor with multiple processing cores and multiple clocks.

Other References

Run-time voltage hopping for low-power real-time systems, by Seongsoo Lee and Takayasu Sakural, DAC 2000, ACM 1-58113-187-9.
Run-time power control scheme using software feedback loop for low-power real-time applications, by Seongsoo Lee and Takayasu Sakurai, 2000 IEEE, 0-7803-5973-9.
Intra-task voltage scheduling for low-energy hard real-time applications, by Dongkun Shin and Seongsoo Lee, IEEE Design & Test of Computers, 0740-7450.
Jiong Luo, et al.; Battery-Aware Static Scheduling for Distributed Real-Time Embedded System, Dept. of Electrical Eng., Princeton Univ., Princeton, NJ, DAC 2001, Jun. 18-22, 1002, Las Vegas, NV, US, 2001 ACM 1-58113-297-2/01/0006; 6 pgs.
Seongsoo Lee, et al.; Run-Time Power Control Scheme Using Software Feedback Loop for Low-Power Real-Time Applications, Ctr. For Collaborative Research and Institute of Industrial Science, Univ. of Tokyo, 2000 IEEE ISBN 0-7803-5974-7, pp. 381-386.
Luca Benini, et al.; System-Level Power Optimization: Techniques and Tools, ISLPED99, San Diego, CA, USA, 1999 ACM 1-58113-133-X/99/0008, pp. 288-293.
Seongsoo Lee, et al.; Run-Time Voltage Hopping for Low-Power Real-Time Systems, Ctr. For Collaborative Research and Institute of Industrial Science, Univ. of Tokyo, 2000 ACM 1-58113-188-7/00/00006; pp. 806-809.
Tom Halfhill, Intel Spills the Beans About Banias—New Mobile CPU and Chip Set Have Numerous Power-Saving Features, Microprocessor, Special Expanded Issue Covering Microprocessor Forum 2002, vol. 16, Archive 11, Nov. 2002, pp. 4-10.
Gang Quan, et al.; Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors, Dept. of Computer Science and Eng., Univ. of Notre Dame, Notre Dame, IN, USA, DAC 2001, Jun. 18-22, 1002, Las Vegas, NV, US, 2001 ACM 1-58113-297-2/01/0006; 6 pgs.
Texas Instruments Incorporated, Application Report: Analyzing Target System Energy Consumption in Code Composer Studio™ IDE, Software Development Systems, pp. 1-12A.
Dongkun Shin, et al.; Intra-Task Voltage Scheduling for Low-Energy Hard Real-Time Applications, IEEE Design & Test of Computers, Voltage Scheduling for Applications, Mar.-Apr. 2001, 0740-7475/01, 2001 IEEE, pp. 20-30.
Texas Instruments Incorporated, SCAA035B, June 1997: CMOS Power Consumption and C_pdCalculation, Software Development Systems, 16 pgs.
Amit Sinha, et al.; Energy Efficient Real-Time Scheduling, Mass. Inst. Of Technology, Presentation, 19 pgs.
Intel, Intel® PCA Power Management, Software Design Guide, Sep. 4, 2002, Rev. 1.0, Doc. No. 251797, 72 pgs.
Texas Instruments Incorporated, Application Report: Calculation of TMS320LC54x Power Dissipation, Digital Signal Processing Solutions, 1997, 62 pgs.