U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Masking methods and etching sequences for patterning electrodes of high density RAM capacitors

Patent 6919168 Issued on July 19, 2005. Estimated Expiration Date: Icon_subject January 24, 2022. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Dry process for forming metal patterns wherein metal is deposited on a depolymerizable polymer and selectively removed
Patent #: 4456675
Issued on: 06/26/1984
Inventor: Anderson, Jr. ,   et al.

Magneto-optical recording medium having a ferrimagnetic recording layer
Patent #: 4544602
Issued on: 10/01/1985
Inventor: Kobayashi ,   et al.

Plasma etch isotropy control
Patent #: 4889588
Issued on: 12/26/1989
Inventor: Fior

Sloped contact etch process
Patent #: 4902377
Issued on: 02/20/1990
Inventor: Berglund, et al.

Selective silicon nitride plasma etching
Patent #: 5188704
Issued on: 02/23/1993
Inventor: Babie, et al.

Platinum-aluminum connection system
Patent #: 5232747
Issued on: 08/03/1993
Inventor: Evans, Jr.

Procss for fabricating a ferroelectric capacitor in a semiconductor device
Patent #: 5258093
Issued on: 11/02/1993
Inventor: Maniar

Method of dry etching platinum using sulfur containing gas
Patent #: 5492855
Issued on: 02/20/1996
Inventor: Matsumoto, et al.

Process for forming multilayer wiring
Patent #: 5498768
Issued on: 03/12/1996
Inventor: Nishitani, et al.

Method for etching PT film
Patent #: 5515984
Issued on: 05/14/1996
Inventor: Yokoyama, et al.

More ...

Inventors

Assignee

Application

No. 10057674 filed on 01/24/2002

US Classes:

430/318, Metal etched430/311, Making electrical device430/313, With formation of resist image, and etching of substrate or material deposition430/316, Multiple etching of substrate430/317, Insulative or nonmetallic dielectric etched438/653, At least one layer forms a diffusion barrier216/67, Using plasma216/75, Substrate contains elemental metal, alloy thereof, or metal compound430/256, STRIPPING PROCESS OR ELEMENT438/336, Combined with vertical bipolar transistor427/539, Oxygen containing atmosphere216/41, MASKING OF A SUBSTRATE USING MATERIAL RESISTANT TO AN ETCHANT (I.E., ETCH RESIST)257/295, With ferroelectric material layer29/852, By forming conductive walled aperture in base438/3, HAVING MAGNETIC OR FERROELECTRIC COMPONENT430/314, Etching of substrate and material deposition438/240, Having high dielectric constant insulator (e.g., Ta2O5, etc.)430/5, Radiation mask438/706, Vapor phase etching (i.e., dry etching)438/694, Combined with coating step204/192.33Measuring or testing (e.g., of operating parameters, end point determination, etc.)

Examiners

Primary: Huff, Mark F.
Assistant: Barreca, Nicole

Attorney, Agent or Firm

Foreign Patent References

  • 19728473 DE 01/01/1999
  • 0725430 EP 08/01/1996
  • 0786805 EP 07/01/1997
  • 0795896 EP 09/01/1997
  • 0858103 EP 12/01/1998
  • 0889519 EP 01/01/1999
  • 59016334 JP 01/01/1984
  • 11111695 JP 04/01/1999
  • WO 9800859 WO 01/01/1998

International Classes

G03F007/00
G03F007/36
H01L021/28
H01L021/3205
H01L021/321
H01L021/311
H01L021/3213
H01L021/8242
H01L021/302
H01L021/3065
H01L021/302

Abstract

A method of etching a noble metal electrode layer disposed on a substrate to produce a semiconductor device including a plurality of electrodes separated by a distance equal to or less than about 0.35 μm and having a noble metal profile equal to or greater than about 80°. The method comprises heating the substrate to a temperature greater than about 150° C., and etching the noble metal electrode layer by employing a high density inductively coupled plasma of an etchant gas comprising a gas selected from the group consisting of nitrogen, oxygen, a halogen (e.g., chlorine), argon, and a gas selected from the group consisting of BCl3, HBr, and SiCl4 mixtures thereof. Masking methods and etching sequences for patterning high density RAM capacitors are also provided.

Other References

  • C. H. Chou et al., “Platinum metal etching in a microwave oxygen plasma”, J. Appl. Phys., 68 (5), pp. 2415-2423 (1990).
  • C. W. Chung et al., “Study on Fence-Free Platinum Etching Using Chlorine-Based Gases in Inductively Coupled Plasma”, J. Electrochem. Soc., vol. 144, No. 11, pp. L294-L296 (1997).
  • S. DeOrnellas et al., “Plasma Etch of Ferroelectric Capacitors in FeRAMS and DRAMS”, Semiconductor International, pp. 103-107 (Sep. 1997).
  • C. E. Farrell et al., “Reaction ion etch study for producing patterned platinum structures”, Integrated Ferroelectrics, vol. 16, No. 1-4, Part 3, pp. 109-138 (1997).
  • I. Kazuya et al., “Process Integration of the Stacked Ferroelectric Capacitor Cell”, Proceedings of the Symposium on Semiconductors and Integrated Circuits Technology, vol. 52, pp. 159-164 (1997).
  • D. Keil et al., “The Etching of Platinum Electrodes for PZT Based Ferroelectric Devices”, Electrochemical Society Proceedings, vol. 96-12, pp. 515-521 (1996).
  • D. E. Kotecki, “High-K Dielectric Materials for DRAM Capacitors”, Semiconductor International, pp. 109-116 (Nov. 1996).
  • K. Kwon et al., “The study on the etching mechanism of Pt thin film by inductive coupled plasma”, Journal of the Korean Institute of Telematics and Electronics, pp. 27-32 (1997).
  • H. S. Lee et al., “Patterning of Pt thin films using SiO2 mask in a high density plasma”, Journal of the Korean Institute of Telematics and Electronics, pp. 87-92 (1997).
  • K. R. Milkove, “New Insight Into the Reactive Ion Etching of Fence-free Patterned Platinum Structures”, 43rd National Symposium of the American Vacuum Society (1996).
  • K. Nishikawa et al., “Platinum Etching and Plasma Characteristics in RF Magnetron and Electron Cyclotron Resonance Plasmas”, Jpn. J. Appl. Phys., vol. 32, pp. 6102-6108 (1993).
  • S. Teruo et al., “Etching of platinum and high dielectric constant films”, Oyo Butsuri, vol. 63, No. 11, pp. 1139-1142 (1998).
  • G. Xing et al., “A Novel Method of Dry Etching Fence-Free Pt Electrodes for Gbit DRAMs”.
  • High-Temperature Etching of PZT/Pt/TiN Structure by High Density ECR Plasma, Jpn. J. Appl. Phys., vol. 34, Part 1, No. 2B, pp. 767-770 (1995).
  • W. J. Yoo et al., “Control of Etch Slope during Etching of Pt in Ar/Cl2/O2 Plasmas”, Jpn. J. Appl. Phys., vol. 35, Part 1, No. 4B, pp. 2501-2504 (1996).
  • Tegal News Release, “Tegal's Ferroelectric Etch System Utilized by Rohm to Produce First Volume Production of Nonvolatile Memory Products” (Oct. 8, 1996).
  • Tegal News Release, “Tegal Receives Multiple Orders For Ferroelectric Memory ETCH Systems; Japanese And U.S. Semiconductor Companies Order Tegal 6540 HRE Critical ETCH Systems For Development And Pilot Production of Nonvolatile Ferroelectric Memory Devices” (Jul. 10, 1996).
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
 
Sign InRegister
Username  
Password   
forgot password?