Method for statically timing SOI devices and circuits
Patent 6816824 Issued on November 9, 2004. Estimated Expiration Date: April 19, 2019. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
Low-conductance and high-conductance IV characteristics (models) are created using the low and high end of their body voltage ranges, respectively. The body voltage of the device (FET) is initialized to the low end of range at time zero, and then a transient, two dimensional sweep of gate and drain voltages is performed. Drain currents are measured in this two dimensional region and are used to create a piecewise, linear IV model of device. The process is repeated for the highest body voltage. This process differs significantly from prior art bulk device characterization techniques, which did not have to initialize body voltage or perform a transient analysis. The body voltage is modulating during the switching event due to the gate-to-body and diffusion-to-body coupling; and thus only a transient analysis can properly model these coupling effects.
Hui et al.; “Body self bias in fully depleted and non-fully depleted SOI devices”; IEEE SOI 1994 Conf.; pp. 65-66; Oct. 1994.*
Perron et al.; “Switching charateristics and static parameter extraction in PD SOI MOSFETs”; MIEL '97; pp. 293-296; Sep. 1997.*
Rios et al.; “Requirements for accurate MOS-SOI device simulations”; IEEE Tran. Elect. Dev.; pp. 581-586; Mar. 1992.*
Sinitsky et al.; “A dynamic depletion SOI MOSFET model for spice”; pp. 114-115 and 7 enlargements of figures; IEEE 1998 Symp. VLSI Tech.; Jun. 1998.*
Gautier et al.; “On the transient operation of partially depleted SOI NMOSFET's”; IEEE Elect. Dev. Lett.; pp. 497-499; Nov. 1995.*
Assaderraghi et al.; “A 7.9/5.5 psec room/low temperature SOI CMOS”; IEEE 1997 Elect. Dev. Meeting; pp. 415-418; Dec. 1997.*
Wei, A. and Antoniadis, D.A.; “Bounding the Severity of Hysteretic Transient Effects in Partially-Depleted SOI CMOS;” Proceedings 1996 IEEE International SOI Conference, Oct. 1996; pp. 74-75.
J. S. T. Huange, Jeffrey S. Kueng, and Terry Fabian; “An Analytical Model for Snapback in n-Channel SOI MOSFET's;” IEE Transactions on Electron Devices, vol. 38, No. 9, Sep. 1991; pp. 2082-2091.
Andy Wei, Melanie J. Sherony and Dimitri A. Antoniadis; “Effect of Floating-Body Charge on SOI MOSFET Design;” IEEE Transactions on Electron Devices, vol. 45, No. 2, Feb. 1998; pp. 430-438.
Srinath Krishnan and Jerry G. Fossum; “Grasping SOI Floating-Body Effects: A Good Understanding Can Lead to Reliable and Superior SOI Circuits for Low-Voltage ULSI Applications;” Circuits and Devices; Jul. 1998; pp. 32-37.
Denis Flandre; “Analysis of Floating Substrate Effects on the Intrinisic Gate Capacitance of SOI MOSFET's Using Two-Dimensional Device Simulation;” IEEE Transactions on Electron Devices, vol. 40, No. 10, Oct. 1993; pp. 1789-1796.
Denis Flandre and Sorin Cristoloveanu; “Latch and Hot-Electron Gate Current in Accumulation-Mode SOI p-MOSFET's;” IEEE Electron Device Letter, vol. 15, No. 5, May 1994.
V. Ramgopal Rao, Franz Wittmann, Harald Gossner, and Ignaz Eisele; “Hysteresis Behavior in 85-nm Channel Length Vertical n-MOSFET's Grown by MBE;” IEEE Transactions on Electron Devices, vol. 43, No. 6, Jun. 1996; pp. 973-976.
Robert Tu, Dennis Sinitsky, Fari Assaderaghi, Clement Wann, and Chenming Hu; “Simulation of Floating Body Effects in SOI Circuits using BSIM3SOI;” VSI Technology, Systems, and Applications, 1997; pp. 339-342.
V. Ferlet-cavrois, S. quoizola, O. Musseau, O. Flament, J.L. Leray, J. L. Pelloie, C. Raynaud, and O. Faynot; “Total Dose Induced Latch in Short Channel NMOS/SOI Transistors;” IEEE Transactions on Nuclear Science, vol. 45, No. 6, Dec. 1998; pp. 2458-2466.
Chandramouli Visweswarlah, Ronald A. Rohrer; Piecewise Approximate Circuit Simulation, IEEE 1989; pp. 248-251.
R. A. Schiebel, T. W. Houston, R. Rajgopal, K. Joyner, J. G. Fossum, D. Suh, and S. Krishnan; “A Study of Floating-Body Effects on Inverter Chain Delay;” Proceedings 1995 IEEE International SOI Conference, Oct. 1995; pp. 125-126.
T. W. Houston and S. Unaikrishnan; “A Guide to Simuation of Hysteretic Gate Delays Based on Physical Understanding;” Proceedings 1998 IEEE International SOI Conference, Oct. 1998; pp. 121-122.