U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Method of fabricating semiconductor device having metal conducting layer

Patent 6797559 Issued on September 28, 2004. Estimated Expiration Date: Icon_subject October 30, 2022. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Suppression of boron segregation for shallow source and drain junctions in semiconductors
Patent #: 5960322
Issued on: 09/28/1999
Inventor: Xiang, et al.

Deposition of super thin PECVD SiO2 in multiple deposition station system
Patent #: 6117799
Issued on: 09/12/2000
Inventor: Ngo

Process for forming PECVD undoped oxide with a super low deposition rate on a single state deposition
Patent #: 6221793
Issued on: 04/24/2001
Inventor: Ngo, et al.

Process for forming PECVD nitride with a very low deposition rate
Patent #: 6235654
Issued on: 05/22/2001
Inventor: Ngo, et al.

Method for forming an L-shaped spacer with a disposable organic top coating
Patent #: 6294480
Issued on: 09/25/2001
Inventor: Pradeep, et al.

Semiconductor device having field effect transistors different in thickness of gate electrodes and process of fabrication thereof
Patent #: 6486012
Issued on: 11/26/2002
Inventor: Ono

Combined gate cap or digit line and spacer deposition using HDP
Patent #: 6524975
Issued on: 02/25/2003
Inventor: Li, et al.

Method of forming graded thin films using alternating pulses of vapor phase reactants Patent #: 6534395
Issued on: 03/18/2003
Inventor: Werkhoven, et al.

Inventors

Assignee

Application

No. 10283844 filed on 10/30/2002

US Classes:

438/239, Capacitor438/595, Having sidewall structure438/724, Silicon nitride438/757, Silicon nitride438/787, Silicon oxide formation438/791Silicon nitride formation

Examiners

Primary: Fourson, George
Assistant: Estrada, Michelle

Attorney, Agent or Firm

International Class

H01L 218242

Abstract

A method of manufacturing a semiconductor device having a metal conducting layer is provided. A metal conducting layer pattern having the metal conducting layer is formed on a semiconductor substrate. A portion of the metal conducting layer is partially exposed on the semiconductor substrate. The semiconductor substrate having the metal conducting layer pattern is loaded into a reaction chamber. A first silicon source gas is flowed into the reaction chamber. A silicon oxide layer is formed on the semiconductor substrate having the metal conducting layer pattern by supplying a second silicon source gas and an oxygen source gas into the reaction chamber.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?