High resolution, low power, wide dynamic range imager with embedded pixel processor and DRAM storage
Patent 6741198 Issued on May 25, 2004. Estimated Expiration Date: June 18, 2022. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
A high-resolution, low-power wide-dynamic-range CMOS imager includes an array of pixel imaging cells, each of which embeds with a pixel transducing circuit at the pixel level a digital arithmetic logic processing circuit and a memory circuit. This permits multi-bit analog-to-digital conversion of an electromagnetic sensor output at the pixel level. The processing and memory circuits are usable on a pixel-parallel basis in conjunction with any type of pixel transducing circuit design that produces a binary output. The pixel processing and memory circuits may be configured with pixel transducing circuits in 2-dimensional arrangements on a single substrate or in 3-dimensional arrangements of three layered substrates, and may be used in multiplexed or non-multiplexed fashion with one or several pixel transducing circuits.
Other References
D. X. D. Yang, B. Fowler, and A. El Gamal. “A 128 x 128 pixel CMOS Area Image Sensor with Multiplexed Pixel Level A/D Conversion,” In Digest of Technical Papers, Custom Integrated Circuits Conference, 1996.
S. J. Decker, R. D. McGrath, K. Brehmer, C. G. Sodini, “A 256x256 CMOS Imaging Array with Wide Dynamic Range Pixels and Column-Parallel Digital Output,” IEEE Journal of Solid State Circuits, 33(12):2081-2091, 1998.
T. Lule, B. Schneider, M. Boehm, Design and Fabrication of a High Dynamic Range Image Sensor in TFA Technology, IEE Journal of Solid State Circuits, 34(5):704-711, 1999.
D. X. D. Yang, A. El Gamal, B. Fowler, H. Tian, “A 640x512 cmos Image Sensor with Ultrawide Dynamic Range Floating-Point Pixel-Level ADC,” IEEE Journal of Solid State Circuits, 34(12):1821-1834, 1999.
V. Brajovic, T. Kanade, “A VLSI Sorting Image Sensor: Globally Massively Parallel Intensity-to-Time Processing for Low Latency Adaptive Vision,” IEEE Transactions on Robotics and Automation, 15(1):67-75, 1999.
W. Yang, “A Wide-Dynamic Range, Low-Power Photosensor Array,” In IEEE International Solid State Circuits Conference, pp. 230-231, San Francisco, CA, Feb. 1994.
Kleinfelder et al., “A 10,000 Frames/s CMOS Digital Pixel Sensor with Pixel-Level Memory,”In Proceedings of the 2001-IEEE International Solid-State Circuits Conference, pp. 88-89, San Francisco, CA, Feb. 2001.
June 18, 2022. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
