Patent ReferencesMethod of fabricating an offset dual gate thin film field effect transistor SOT CMOS device having differentially doped body extension for providing improved backside leakage channel stop Channel-stop process for use with thick-field isolation regions in triple-well structures Fabrication method for a semiconductor device Semiconductor integrated circuit manufacturing method and device Triglycerides and ethyl esters of phenylalkanoic acid and phenylalkenoic acid useful in the treatment of various disorders Pixel TFT and driver TFT having different gate insulation width Semiconductor integrated circuit device Patent #: 6307236 InventorsAssigneeApplicationNo. 09/670484 filed on 09/26/2000US Classes:257/72, In array having structure for use as imager or display, or with transparent electrode257/291, Imaging array257/296, Insulated gate capacitor or insulated gate transistor combined with capacitor (e.g., dynamic memory cell)257/E27.064Combination of complementary transistors having a different structure, e.g. stacked CMOS, high-voltage and low-voltage CMOS (EPO)ExaminersPrimary: Abraham, FetsumAttorney, Agent or FirmInternational ClassesH01L 27/092 (20060101)H01L 27/085 (20060101) AbstractA functional block for a CMOS circuit within the core of an integrated circuit chip and a method of making the same is disclosed. The functional block uses both thick and thin gate oxide transistors which reduces the leakage current and increases the voltage swing while permitting the device scaling in circuits made in CMOS technology. Within the functional block, the distance between a thick oxide transistor and a thin oxide transistor is chosen based on a transistor stability criterion. The thick and thin oxide transistors can be connected to identical or different voltage sources. Further, a transistor within a functional block can be chosen to be thick or thin oxide transistor based on a leakage current threshold or a voltage swing threshold.Other References
Field of SearchComplementary field effect transistor structures only (i.e., not including bipolar transistors, resistors, or other components)In complementary field effect transistor integrated circuit Complementary insulated gate field effect transistors Combined with bipolar transistor Complementary transistors in wells of opposite conductivity types more heavily doped than the substrate region in which they are formed, e.g., twin wells Matrix or array of field effect transistors (e.g., array of FETs only some of which are completed, or structure for mask programmed read-only memory (ROM)) Complementary junction field effect transistors In array having structure for use as imager or display, or with transparent electrode Insulated gate capacitor or insulated gate transistor combined with capacitor (e.g., dynamic memory cell) Imaging array | |