U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Link pipe system for storage and retrieval of sequences of branch addresses

Patent 6640297 Issued on October 28, 2003. Estimated Expiration Date: Icon_subject June 19, 2020. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Caching FIFO and method therefor
Patent #: 5557733
Issued on: 09/17/1996
Inventor: Hicok, et al.

First-in-first-out buffer memory
Patent #: 5587953
Issued on: 12/24/1996
Inventor: Chung

Branch instruction handling in a self-timed marking system
Patent #: 5931944
Issued on: 08/03/1999
Inventor: Ginosar, et al.

Asynchronous, dual-port, RAM-based FIFO with bi-directional address synchronization
Patent #: 5956748
Issued on: 09/21/1999
Inventor: New

Decomposition of instructions into branch and sequential code sections
Patent #: 6205544
Issued on: 03/20/2001
Inventor: Mills, et al.

Programming paradigm and microprocessor architecture for exact branch targeting
Patent #: 6243805
Issued on: 06/05/2001
Inventor: Mahurin

Method for reducing branch target storage by calculating direct branch targets on the fly
Patent #: 6279106
Issued on: 08/21/2001
Inventor: Roberts

Pipeline elements which verify predecode information Patent #: 6502185
Issued on: 12/31/2002
Inventor: Keller, et al.

Inventors

Application

No. 09/596280 filed on 06/19/2000

US Classes:

712/238Branch target buffer

Examiners

Primary: Treat, William M.

Attorney, Agent or Firm

International Class

G06F 9/38 (20060101)

Abstract

The speed of processing of a sequence of indirect branch instructions in a pipelined processor is increased by overlapping the latencies in the sequence of indirect branch instructions. The architecture of a digital processor is modified to include a link pipe system that allows the sequence of branch addresses required by the indirect branches to be written to a single location within the processor, and to be read from a single location in the processor. The link pipe system contains a plurality of registers (3, 5 & 7) for storage of respective branch target addresses. Each WRITE of a branch address is automatically directed (9) to individual registers within the link pipe system for storing the respective branch addresses; and each READ of a branch address is automatically directed (11) to the register containing the earliest WRITE of an address that was not previously read by the processor, whereby branch target addresses are retrieved on a "first in, first out" basis.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?