Abstract

The present invention is embodied in a system and method for predicting design errors, such as errors in integrated circuit design. The system and method of the present invention use a probabilistic model, such as a Bayesian Belief Network (BBN), to predict design errors at any point in the design process by using information about the current design in combination with historical design error data from previous designs. Prediction of design errors is based on a probabilistic comparison of conditions or error symptoms in the current design, to similar or identical conditions or error symptoms associated with design errors identified in prior designs. In addition, the system and method of the present invention is capable of rolling forward in a design from the point where conditions or error symptoms are predicted to analyze the effect such conditions or symptoms may have on the overall design functionality and performance, and whether such conditions and symptoms are actually caused by or will produce design errors. In other words, the system and method of the present invention predicts known errors that have a probabilistic chance of occurring under known conditions and during known tasks, new errors with a probabilistic chance of occurring due to new conditions during a known task, and new errors that have a probabilistic chance of occurring due to new errors that have already happened or have already been predicted.

Other References

• Brandt, Y.; Jervis, B.W.; Maidon, Y.; Circuit multi-fault diagnosis and prediction error estimation using a committee of Bayesian neural networks, Testing Mixed Signal Circuits and Systems (Ref. No.: 1997/361), IEE Colloquium on , Oct. 23, 1997, pp. 7/1.
• Wegener, C.; Kennedy, M.P.; Incorporation of hard-fault-coverage in model-based testing of mixed-signal Ics, Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings, Mar. 27, 2000, pp.: 765.
• Cuviello, M.; Dey, S.; Xiaoliang Bai; Yi Zhao; Fault modeling and simulation for crosstalk in system-on-chip interconnects, Computer-Aided Design, 1999. Digest of Technical Papers. 1999 IEEE/ACM International Conference on, Nov. 7, 1999, pp.: 297.
• Mao-Feng Lan; Geiger, R.; Impact of model errors on predicting performance of matching-critical circuits, Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on, vol.: 3, Aug. 8, 2000, pp.: 1324-1328 vol.