On chip ram interconnect to MPU bus
Patent #: 4314353
Issued on: 02/02/1982
Inventor: Gunter , et al.
Programmable array logic cell
Patent #: 4789951
Issued on: 12/06/1988
Inventor: Birkner , et al.
Configurable electrical circuit having configurable logic elements and configurable interconnects
Patent #: 4870302
Issued on: 09/26/1989
Inventor: Freeman
Method for selectively loading bootable fiber to control apparatus based upon the corresponding bootable attributes
Patent #: 5093915
Issued on: 03/03/1992
Inventor: Platteter, et al.
Programmable connector for programmable logic device
Patent #: 5140193
Issued on: 08/18/1992
Inventor: Freeman, deceased, et al.
Address control and generating system for digital signal-processor
Patent #: 5206940
Issued on: 04/27/1993
Inventor: Murakami, et al.
RE34363
Distributed memory architecture for a configurable logic array and method for using distributed memory
Patent #: 5343406
Issued on: 08/30/1994
Inventor: Freeman, et al.
Page register with a don't care function
Patent #: 5347641
Issued on: 09/13/1994
Inventor: Cedar, et al.
Programmable logic device with redundant circuitry
Patent #: 5369314
Issued on: 11/29/1994
Inventor: Patel, et al.
More ...
Peripheral port with volatile and non-volatile configuration
Patent #: 5402014
Issued on: 03/28/1995
Inventor: Ziklik, et al.
Distributed memory architecture for a configurable logic array and method for using distribution memory
Patent #: 5432719
Issued on: 07/11/1995
Inventor: Freeman, et al.
System for securing a data processing system and method of operation
Patent #: 5432950
Issued on: 07/11/1995
Inventor: Sibigtroth
Structure and method for manually controlling automatic configuration in an integrated circuit logic block array
Patent #: 5448493
Issued on: 09/05/1995
Inventor: Topolewski, et al.
Circuit for selecting a bit in a look-up table
Patent #: 5488316
Issued on: 01/30/1996
Inventor: Freeman, et al.
I/O interface cell for use with optional pad
Patent #: 5504439
Issued on: 04/02/1996
Inventor: Tavana
Means and apparatus to minimize the effects of silicon processing defects in programmable logic devices
Patent #: 5592102
Issued on: 01/07/1997
Inventor: Lane, et al.
Read and writable data bus particularly for programmable logic devices
Patent #: 5635851
Issued on: 06/03/1997
Inventor: Tavana
FPGA architecture with repeatable tiles including routing matrices and logic matrices
Patent #: 5682107
Issued on: 10/28/1997
Inventor: Tavana, et al.
Pipelined distributed bus arbitration system
Patent #: 5710891
Issued on: 01/20/1998
Inventor: Normoyle, et al.
User-removable central processing unit card for an electrical device
Patent #: 5748912
Issued on: 05/05/1998
Inventor: Lee
Integrated circuit with multiple functions sharing multiple internal signal buses according to distributed bus access and control arbitration
Patent #: 5774684
Issued on: 06/30/1998
Inventor: Haines, et al.
Single-chip semiconductor integrated circuit device and microcomputer integrated on a semiconductor chip
Patent #: 5784637
Issued on: 07/21/1998
Inventor: Sawase, et al.
Method and circuit for using a function generator of a programmable logic device to implement carry logic functions
Patent #: 5818255
Issued on: 10/06/1998
Inventor: New, et al.
Integrated circuit with field programmable and application specific logic areas
Patent #: 5825202
Issued on: 10/20/1998
Inventor: Tavana, et al.
Microcontroller accessible macrocell
Patent #: 5834947
Issued on: 11/10/1998
Inventor: Cedar, et al.
Programmably bidirectional buffered interconnect circuit
Patent #: 5844424
Issued on: 12/01/1998
Inventor: Krishnamurthy, et al.
Programmable logic device with two dimensional memory addressing
Patent #: 5844854
Issued on: 12/01/1998
Inventor: Lee
High speed bidirectional bus with multiplexers
Patent #: 5847580
Issued on: 12/08/1998
Inventor: Bapat, et al.
Interleaved interconnect for programmable logic array devices
Patent #: 5880597
Issued on: 03/09/1999
Inventor: Lee
FPGA architecture with repeatable titles including routing matrices and logic matrices
Patent #: 5883525
Issued on: 03/16/1999
Inventor: Tavana, et al.
Address and data bus arbiter for pipelined transactions on a split bus
Patent #: 5901295
Issued on: 05/04/1999
Inventor: Yazdy
Parallel processing building block chip
Patent #: 5911082
Issued on: 06/08/1999
Inventor: Monroe, et al.
Multiprocessor arrangement including bus arbitration scheme involving plural CPU clusters that address each other as "phantom" CPUs
Patent #: 5935230
Issued on: 08/10/1999
Inventor: Pinai, et al.
High speed bus with tree structure for selecting bus driver
Patent #: 5936424
Issued on: 08/10/1999
Inventor: Young, et al.
FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines
Patent #: 5942913
Issued on: 08/24/1999
Inventor: Young, et al.
Configurable logic element with fast feedback paths
Patent #: 5963050
Issued on: 10/05/1999
Inventor: Young, et al.
Programmable logic device architectures
Patent #: 5982195
Issued on: 11/09/1999
Inventor: Cliff, et al.
Slew rate selection circuit for a programmable device
Patent #: 6020757
Issued on: 02/01/2000
Inventor: Jenkins, IV
Partially reconfigurable programmable logic device
Patent #: 6020758
Issued on: 02/01/2000
Inventor: Patel, et al.
Reconfigurable computing architecture for providing pipelined data paths
Patent #: 6023742
Issued on: 02/08/2000
Inventor: Ebeling, et al.
Reconfigurable processor for executing successive function sequences in a processor operation
Patent #: 6067615
Issued on: 05/23/2000
Inventor: Upton
Reconfigurable computer architecture using programmable logic devices
Patent #: 6085317
Issued on: 07/04/2000
Inventor: Smith
Integrated circuit with field programmable and application specific logic areas
Patent #: 6094065
Issued on: 07/25/2000
Inventor: Tavana, et al.
Passivation etching procedure, using a polysilicon stop layer, for repairing embedded DRAM cells
Patent #: 6017824
Issued on: 01/25/2000
Inventor: Lee, et al.
FPGA CLE with two independent carry chains
Patent #: 6107827
Issued on: 08/22/2000
Inventor: Young, et al.
Techniques for programming programmable logic array devices
Patent #: 6184705
Issued on: 02/06/2001
Inventor: Cliff, et al.
Techniques for programming programmable logic array devices
Patent #: 6191608
Issued on: 02/20/2001
Inventor: Cliff, et al.
Encryption of configuration stream
Patent #: 6212639
Issued on: 04/03/2001
Inventor: Erickson, et al.
Output pre-driver for reducing totem pole current
Patent #: 6236245
Issued on: 05/22/2001
Inventor: Papaliolios
6259286
Integrated processor and programmable data path chip for reconfigurable computing
Patent #: 6282627
Issued on: 08/28/2001
Inventor: Wong, et al.
Reconfigurable multiply-accumulate hardware co-processor unit Patent #: 6298366
Issued on: 10/02/2001
Inventor: Gatherer, et al.
October 14, 2018. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
