Abstract

A logic circuit and associated method are provided to improve the switching performance of integrated circuit devices. The logic circuit includes first and second complementary control logic circuits (e.g., pass transistor circuits), first and second capacitors each having one plate connected to a first potential and another plate connected to a respective one of first and second complementary outputs of said logic circuit, a differential cascode voltage switch circuit, comprising at least first and second transistors each having gates cross-coupled to said first and second complementary outputs, and precharge circuitry configured to precharge said first and second complementary outputs to a desired (e.g., high) state.

Other References

• L.A. Glasser and D.W. Doberpuhl, "The design and analysis of VLSI circuits," Addison-Wesley, Reading Massachusetts, 1985, pp. 16-20
• J.M. Rabaey, "Digital Integrated Circuits; A design perspective," Prentice Hall, Upper Saddle River, N.J., pp. 210-222, 1996
• Parameswar et al., Swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications, IEEE J. Solid-State Circuits, vol. 31, No. 6, pp. 804-809, Jun. 1996
• Parameswar et al., "High speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications," Proc. Custom Integrated Circuits Conf., San Diego, p. 278-281, May 1994
• T.S. Cheung and K. Asada, "Regenerative pass-transistor logic: A circuit technique for high speed digital design," IEICE Trans. on Electronics, vol. E79-C, No. 9, pp. 1274-1284, 1996
• K. Bernstein et al., "High-speed design styles leverage IBM technology prowess," MicroNews, vol. 4, No. 3, 1998
• T. Fuse et al., "A 0.5V 200 mhz 1-stage 32b ALU using body bias controlled SOI pass-gate logic," Dig. IEEE Int. Solid-State Circuits Conf., San Francisco, pp. 286-287, 1997
• K. Yano et al., "Top-down pass-transistor logic design," IEEE J. Solid-State Circuits, vol. 31, No. 6, pp. 792-803, Jun. 1996
• K.H. Cheng et al., "A 1.2V CMOS multiplier using low-power current-sensing complementary pass-transistor logic," Proc. Third Int. Conf. On Electronics, Circuits and Systems, Rodos, Greece, Oct., 13-16 vol. 2, pp. 1037-1040, 1996
• S. Yamashita et al., "Pass-transistor?CMOS collaborated logic: the best of both worlds," Dig. Symp. On VLSI Circuits, Kyoto, Japan, Jun., 12-14 pp. 31-32, 1997
• R. Zimmerman et al., "Low-power logic styles:CMOS versus pass transistor logic," IEEEJ. Solid-State Circuits, vol. 32, No. 7, pp. 1079-1790, Jul. 1997
• M. Suzuki et al., "A 1.5ns 32-b CMOS ALU in double pass-transistor logic," IEEE J. Solid-State Circuits, vol. 28, No. 11, pp. 1145-1151, Nov. 1993
• M. Hanawa et al., "4.3ns 0.3micron CMOS 54×54 multiplier using precharged pass-transistor logic," IEEE Int. Solid-State Circuits Conf., pp. 364-365, Feb. 1996
• L. McCurchie, S. Kio, G. Yee, T. Thorp, and C. Sechen, "Output Prediction Logic Techniques," (to be published) pp. 247-254
• V.G. Oklobdzija, "Differential and pass-transistor CMOS logic for high performance systems," Microlectronic J., vol. 29, No. 10, pp. 679-688, 1998
• C. Tretz et al., "Performance comparison of differential static CMOS circuit topologies in SOI technology," Proc. IEEE Int. SOI Conference, Oct. 5-8, FL, pp. 123-124, 1998
• S.I. Kayed et al., "CMOS differential pass-transistor logic (CMOS DPTL) predischarge buffer design," 13th National Radio Science Conf., Cairo, Egypt, pp. 527-534, 1996
• F.S. Lai and W. Hwang, "Design and implementation of differential cascode voltage switch with pass-gate (DCVSPG) logic for high performance digital systems," IEEE J. Solid-State Circuits, vol. 34, pp. 563-573, Apr., 1997
• A.M. Fahim and M.I. Elmasry, "Low-volume high-performance differential static logic (LVDSL) family," IEEE Int. symp. On Circuits and Systems, vol. 1, pp. 230-233, 199