U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Method and apparatus for optimal wafer-by-wafer processing

Patent 6427093 Issued on July 30, 2002. Estimated Expiration Date: Icon_subject October 7, 2019. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Method for controlling semiconductor wafer processing
Patent #: 5661669
Issued on: 08/26/1997
Inventor: Mozumder, et al.

Method for manufacturing semiconductor device
Patent #: 5740065
Issued on: 04/14/1998
Inventor: Jang, et al.

Controlling process modules using site models and monitor wafer control
Patent #: 5751582
Issued on: 05/12/1998
Inventor: Saxena, et al.

Method and apparatus for monitoring processes using multiple parameters of a semiconductor wafer processing system
Patent #: 5910011
Issued on: 06/08/1999
Inventor: Cruse

Method for controlling a semiconductor manufacturing process by failure analysis feedback
Patent #: 5923553
Issued on: 07/13/1999
Inventor: Yi

Intelligent usage of first pass defect data for improved statistical accuracy of wafer level classification
Patent #: 5999003
Issued on: 12/07/1999
Inventor: Steffan, et al.

Method for feedforward corrections for off-specification conditions
Patent #: 6240330
Issued on: 05/29/2001
Inventor: Kurtzberg, et al.

Distributed control system for a semiconductor wafer processing machine Patent #: 6292708
Issued on: 09/18/2001
Inventor: Allen, et al.

Inventor

Assignee

Application

No. 414107 filed on 10/07/1999

US Classes:

700/121, Integrated circuit production or semiconductor fabrication438/5, INCLUDING CONTROL RESPONSIVE TO SENSED CONDITION700/45, Combined with feedback700/108Performance monitoring

Examiners

Primary: Picard, Leo P.
Assistant: Frank, Elliot

Attorney, Agent or Firm

International Classes

G06F 019/00
G06F 013/02
H01L 021/00

Abstract

The present invention provides for a method and an apparatus for optimal wafer-by-wafer processing. Semiconductor devices are identified for wafer-by-wafer analysis. At least one value of a controlled variable in the wafer-by-wafer analysis is identified. A trajectory of recipes is created for the identified semiconductor devices. A feedback implementation of wafer-by-wafer control is performed using the trajectory of recipes upon the identified semiconductor devices. A feed-forward implementation of wafer-by-wafer control is performed using the trajectory of recipes upon the identified semiconductor devices.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?