U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Bulk and strained silicon on insulator using local selective oxidation

Patent 6251751 Issued on June 26, 2001. Estimated Expiration Date: Icon_subject April 13, 2019. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Semiconductor processing methods of forming field oxidation regions on a semiconductor substrate
Patent #: 5670412
Issued on: 09/23/1997
Inventor: Juengling

Method of forming silicon dioxide film containing germanium nanocrystals
Patent #: 5783498
Issued on: 07/21/1998
Inventor: Dotta

Layered structure with a silicide layer and process for producing such a layered structure Patent #: 5958505
Issued on: 09/28/1999
Inventor: Mantl

Inventors

Application

No. 290778 filed on 04/13/1999

US Classes:

438/439, Recessed oxide by localized oxidation (i.e., LOCOS)257/55, Amorphous semiconductor is alloy or contains material to change band gap (e.g., Si x Ge 1-x , SiN y )257/63, Amorphous semiconductor is alloy or contains material to change band gap (e.g., Si x Ge 1-x , SiN y )257/352, Substrate is single crystal insulator (e.g., sapphire or spinel)257/750, Layered257/E21.564, SOI together with lateral isolation, e.g., using local oxidation of silicon, or dielectric or polycrystalline material refilled trench or air gap isolation regions, e.g., completely isolated semiconductor islands (EPO)438/400, FORMATION OF ELECTRICALLY ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE438/410Encroachment of separate locally oxidized regions

Examiners

Primary: Bowers, Charles
Assistant: Lee, Hsien-Ming

Attorney, Agent or Firm

International Class

H01L 021/76

Abstract

A method for forming buried oxide regions below a single crystal semiconductor layer incorporating the steps of forming epitaxial layers having different rates of oxidation with the lower layer having a faster rate of oxidation and oxidizing the layers through an opening in a mask. A plurality of oxide isolated FET's may be formed. The invention reduces the problem of source/drain parasitic capacitance and short channel effects while isolating FET's and eliminating floating body effects of an FET by selectively oxidizing semiconductor layers.

Other References

  • Solid State Phenomena, vols. 47-48 (1996), pp. 17-32, Scitec Publications, Switzerland 199
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?