U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Semiconductor package with wire protection and method therefor

Patent 6211574 Issued on April 3, 2001. Estimated Expiration Date: Icon_subject April 16, 2019. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Molded plastic package with wire protection
Patent #: 5331205
Issued on: 07/19/1994
Inventor: Primeaux

Partially-molded, PCB chip carrier package for certain non-square die shapes
Patent #: 5434750
Issued on: 07/18/1995
Inventor: Rostoker, et al.

Die assemblies using suspended bond wires, carrier substrates and dice having wire suspension structures, and methods of fabricating same
Patent #: 5847445
Issued on: 12/08/1998
Inventor: Wark, et al.

Packaged die on PCB with heat sink encapsulant Patent #: 5866953
Issued on: 02/02/1999
Inventor: Akram, et al.

Inventors

Assignee

Application

No. 292742 filed on 04/16/1999

US Classes:

257/784, Wire contact, lead, or bond257/667, With dam or vent for encapsulant257/787, ENCAPSULATED257/E21.502, Encapsulation, e.g., encapsulation layer, coating (EPO)257/E23.135Fillings or auxiliary members in containers or encapsulations, e.g., centering rings (EPO)

Examiners

Primary: Saadat, Mahshid
Assistant: Clark, Jhihan B

Attorney, Agent or Firm

Foreign Patent References

  • 10-347573 JP. 12/25/1998

International Classes

H01L 023/48
H01L 023/52
H01L 029/40

Abstract

A semiconductor package includes a semiconductor die mounted on an upper surface of a substrate. A number of wire bonds electrically connect between a number of bonding pads on the upper surface of the substrate and a number of bonding pads on an upper surface of the semiconductor die. A fixing portion surrounds the semiconductor die and covers a mediate portion of each wire bond. Encapsulating material is molded over the semiconductor die and the wire bonds to form an encapsulant. In an alternative embodiment, the fixing portion is provided on the upper surface of the substrate adjacent to a mold gate of the substrate where the wire sweeping is most likely to occur while molding. The fixing portion does not cover the semiconductor die to avoid thermal strain acting on the semiconductor die due to the different coefficients of thermal expansion between the fixing portion and the encapsulant.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?