U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Method of manufacturing resin encapsulated semiconductor device

Patent 6174751 Issued on January 16, 2001. Estimated Expiration Date: Icon_subject January 18, 2020. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Methods for producing integrated circuit devices
Patent #: 5547906
Issued on: 08/20/1996
Inventor: Badehi

Semiconductor package and method thereof
Patent #: 5776798
Issued on: 07/07/1998
Inventor: Quan, et al.

Method for manufacturing a semiconductor device
Patent #: 5824177
Issued on: 10/20/1998
Inventor: Yoshihara, et al.

Method of manufacturing an electric component which can be mounted on the surface of a printed circuit board
Patent #: 5948233
Issued on: 09/07/1999
Inventor: De Samber, et al.

Method of forming a chip scale package, and a tool used in forming the chip scale package
Patent #: 5950070
Issued on: 09/07/1999
Inventor: Razon, et al.

Semiconductor device and method of manufacturing the same
Patent #: 5989982
Issued on: 11/23/1999
Inventor: Yoshikazu

Method for constructing a leadless array package Patent #: 6004833
Issued on: 12/21/1999
Inventor: Kovats, et al.

Inventor

Assignee

Application

No. 484900 filed on 01/18/2000

US Classes:

438/113, Substrate dicing257/E21.503, Encapsulation of active face of flip chip device, e.g., under filling or under encapsulation of flip-chip, encapsulation perform on chip or mounting substrate (EPO)438/108, Flip-chip-type assembly438/460SEMICONDUCTOR SUBSTRATE DICING

Examiners

Primary: Picardat, Kevin M.

Attorney, Agent or Firm

International Class

H01L 021/44

Foreign Application Priority Data

1999-01-20 JP

Abstract

A method of manufacturing a semiconductor device comprises the steps of providing a semiconductor wafer including semiconductor chip regions each of which has a protruding electrode formed on a main surface of the semiconductor wafer and scribe lines surrounding the semiconductor chip regions and providing a substrate including main body portions each of which corresponds to one of the semiconductor chip regions and cut lines each of which corresponds to one of the scribe lines, each of the main body portions having an inner pad formed on a chip mounting surface of the substrate and a connecting pad formed on a back surface of the substrate, the inner pad corresponding to the protruding electrode, each of the cut lines has a resin injecting hole extending from the chip mounting surface to the back surface. The method further comprises the steps of mounting the chip mounting surface of the substrate on the main surface of the semiconductor wafer so that the protruding electrodes are connected to the inner pads, respectively, injecting a resin to a space between the chip mounting surface and the main surface through resin injecting holes, curing the injected resin, and cutting the substrate, the cured resin and the semiconductor wafer along the cut lines so that semiconductor devices each of which includes the semiconductor chip region of the semiconductor wafer, the cured resin and the main body portion of the substrate are provided.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?