U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Method and apparatus for manifold array processing

Patent 6167502 Issued on December 26, 2000. Estimated Expiration Date: Icon_subject October 10, 2017. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Orthogonal row-column neural processor
Patent #: 5065339
Issued on: 11/12/1991
Inventor: Vassiliadis, et al.

Communicating adder tree system for neural array processor
Patent #: 5146420
Issued on: 09/08/1992
Inventor: Vassiliadis, et al.

Scalable neural array processor
Patent #: 5146543
Issued on: 09/08/1992
Inventor: Vassiliadis, et al.

Scalable neural array processor and method
Patent #: 5148515
Issued on: 09/15/1992
Inventor: Vassiliadis, et al.

Dynamic multi-mode parallel processing array
Patent #: 5475856
Issued on: 12/12/1995
Inventor: Kogge

Triangular scalable neural array processor
Patent #: 5542026
Issued on: 07/30/1996
Inventor: Pechanek, et al.

Processor using folded array structures for transposition memory and fast cosine transform computation
Patent #: 5546336
Issued on: 08/13/1996
Inventor: Pechanek, et al.

Scalable switch wiring technique for large arrays of processors
Patent #: 5566342
Issued on: 10/15/1996
Inventor: Denneau, et al.

Parallel array processor interconnections
Patent #: 5577262
Issued on: 11/19/1996
Inventor: Pechanek, et al.

Processing element for parallel array processor
Patent #: 5612908
Issued on: 03/18/1997
Inventor: Pechanek, et al.

More ...

Inventors

Assignee

Application

No. 949122 filed on 10/10/1997

US Classes:

712/15, Reconfiguring712/12, Cube or hypercube712/13Partitioning

Examiners

Primary: Donaghue, Larry D.

Attorney, Agent or Firm

Foreign Patent References

  • 726529 A2 EP 08/13/1996
  • 726532 A2 EP 08/13/1996

International Class

G06F 015/00

Abstract

A manifold array topology includes processing elements, nodes, memories or the like arranged in clusters. Clusters are connected by cluster switch arrangements which advantageously allow changes of organization without physical rearrangement of processing elements. A significant reduction in the typical number of interconnections for preexisting arrays is also achieved. Fast, efficient and cost effective processing and communication result with the added benefit of ready scalability.

Other References

  • Pechanek et al. "Multiple-Fold Clustered Processor Mesh Array", Proceedings Fifth NASA Symposium on VLSI Design, pp. 8.4.1-11, Nov. 4-5-1993, University of New Mexico, Albuquerque, New Mexico
  • Pechanek et al. "A Massively Parallel Diagonal Fold Array Processor", 1993 International Conference on Application Specific Array Processors, pp. 140-143, Oct. 25-27, 1993, Venice, Italy
  • L. Uhr, Multi-Computer Architectures for Artificial Intelligence, New York, N.Y., John Wiley & Sons, Ch. 8, p. 97, 1987
  • R. Cypher and J.L.C. Sanz, "SIMD Architectures and Alogorithms for Image Processing and Computer Vision", IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 37, No. 12, pp. 2158-2174, Dec. 1989
  • K.E. Batcher, "Design of a Massively Parallel Processor", IEEE Transactions on Computers, vol. C-29, No. 9, pp. 836-840, Sep. 1980
  • Robert Cypher and Jorge L.C. Sanz, "The SIMD Model of Parallel Computation" 1994 Springer-Verlag, New York, pp. 61-68
  • F. Thomas Leighton, "Introduction To Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes," 1992 Morgan Kaufman Publishers, Inc., San Mateo, CA, pp. 389-404
  • J. Granata, M. Conner, R. Tolimieri, "The Tensor Product: A Mathematical Programming Language for FFTs and Other Fast DSP Operations", IEEE Sp magazine, pp. 40-48, Jan. 1992
  • J.R. Johnson, R.W. Johnson, D. Rodriguez, and R. Tolimieri, "A Methodology for Designing, Modifying, and Implementing Fourier Transform Algorithms on Various Architectures", Circuits Systems Signal Process, vol. 9, No.
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?