U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Shared memory initialization method for system having multiple processor capability

Patent 6158000 Issued on December 5, 2000. Estimated Expiration Date: Icon_subject September 18, 2018. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Memory initialization circuit
Patent #: 4236207
Issued on: 11/25/1980
Inventor: Rado ,   et al.

Fault-tolerant computer system with /CONFIG filesystem
Patent #: 5327553
Issued on: 07/05/1994
Inventor: Jewett, et al.

System and method for synchronizing multiple processors during power-on self testing
Patent #: 5768585
Issued on: 06/16/1998
Inventor: Tetrick, et al.

Fault resilient booting for multiprocessor computer systems
Patent #: 5790850
Issued on: 08/04/1998
Inventor: Natu

Bootstrap processor selection architecture in SMP systems
Patent #: 5904733
Issued on: 05/18/1999
Inventor: Jayakumar

Synchronized MIMD multi-processing system and method inhibiting instruction fetch at other processors while one processor services an interrupt
Patent #: 5933624
Issued on: 08/03/1999
Inventor: Balmer

System and method for initializing a multinode multiprocessor computer system Patent #: 5938765
Issued on: 08/17/1999
Inventor: Dove, et al.

Inventor

Assignee

Application

No. 158165 filed on 09/18/1998

US Classes:

713/1, DIGITAL DATA PROCESSING SYSTEM INITIALIZATION OR CONFIGURATION (E.G., INITIALIZING, SET UP, CONFIGURATION, OR RESETTING)712/21, Multiple instruction, Multiple data (MIMD)713/2Loading initialization program (e.g., booting, rebooting, warm booting, remote booting, BIOS, initial program load (IPL), bootstrapping)

Examiners

Primary: Grant, William
Assistant: Hartman, Ronald D Jr.

Attorney, Agent or Firm

International Classes

G06F 015/177
G06F 009/00
G06F 015/00

Abstract

A multiprocessor computer system is provided with a BIOS that allows parallel execution of system initialization tasks by at least two processors to reduce system boot-up time. At power-on, one of the processors is designated as a bootstrap processor and the remaining processors are designates as application processors. The processors are coupled to a shared memory module by a shared processor bus. The bootstrap processor is configured to instruct the application processor to test and initialize memory locations in the shared memory module while the bootstrap processor proceeds with other system initialization tasks which may include determining the system configuration, initializing peripheral devices, testing the keyboard, and setting up the BIOS data area with configuration information. After completing its tasks, the bootstrap processor determines whether the application processor has completed the memory test, and if so, the bootstrap processor proceeds to locate and execute an operating system. It is expected that testing and initializing memory in parallel with other system initialization tasks will advantageously reduce system boot-up time in multiprocessor systems having large memories (e.g. 1-4 gigabytes).

Other References

  • A Technical Reference for Designing PCs and Peripherals for the Microsoft Windows Family of Operating Systems, PC98 System Design Guide, Version 1.0--Sep. 5, 199
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?