U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Polysilicon pillar heat sinks for semiconductor on insulator circuits

Patent 6080608 Issued on June 27, 2000. Estimated Expiration Date: Icon_subject August 6, 2018. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Insulated-gate transistor having narrow-bandgap-source
Patent #: 5698869
Issued on: 12/16/1997
Inventor: Yoshimi, et al.

Process for fabricating a fully self-aligned soi mosfet
Patent #: 5736435
Issued on: 04/07/1998
Inventor: Venkatesan, et al.

MOS poly-si thin film transistor with a flattened channel interface and method of producing same
Patent #: 5849612
Issued on: 12/15/1998
Inventor: Takahashi, et al.

Method for forming an ultra high density inverter using a stacked transistor arrangement
Patent #: 5872029
Issued on: 02/16/1999
Inventor: Gardner, et al.

Late process method for trench isolation Patent #: 5872044
Issued on: 02/16/1999
Inventor: Hemmenway, et al.

Inventor

Assignee

Application

No. 130423 filed on 08/06/1998

US Classes:

438/151, Having insulated gate257/E23.105, Wire-like or pin-like cooling fins or heat sinks (EPO)438/152Combined with electrical device not on insulating substrate or layer

Examiners

Primary: Nelms, David C.
Assistant: Lebentritt, Michael S.

Attorney, Agent or Firm

International Class

H01L 021/00

Abstract

A heat sink is formed on a bonded semiconductor on insulator (SOI) wafer. A trench is formed which extends from a top of the bonded SOI wafer through an isolation region of the bonded SOI wafer to a base of the bonded SOI wafer. The base of the bonded SOI wafer is located below the isolation region of the bonded SOI wafer. A conductive pillar is formed in the trench. The conductive pillar extends from the top of the bonded SOI wafer through the isolation region of the bonded SOI wafer and is physically in contact with but electrically insulated from the base of the bonded SOI wafer. In the preferred embodiment, the conductive pillar is formed of doped polysilicon. The doped polysilicon is of a conductivity type which is different than the conductivity type of the base. Out-diffusion from the doped polysilicon forms a region within the base which electrically insulates the conductive pillar from the base.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?