U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Interface for a highly integrated ethernet network element

Patent 6044087 Issued on March 28, 2000. Estimated Expiration Date: Icon_subject June 30, 2017. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Interconnection of communications networks
Patent #: 4627052
Issued on: 12/02/1986
Inventor: Hoare ,   et al.

Serial communication interface for a local network controller
Patent #: 4652874
Issued on: 03/24/1987
Inventor: Loyer

Local area network bridge
Patent #: 4737953
Issued on: 04/12/1988
Inventor: Koch ,   et al.

Dynamic queueing method
Patent #: 4807111
Issued on: 02/21/1989
Inventor: Cohen ,   et al.

Distributed load sharing
Patent #: 4811337
Issued on: 03/07/1989
Inventor: Hart

Dual media local area network interfacing
Patent #: 4850042
Issued on: 07/18/1989
Inventor: Petronio ,   et al.

Architecture of the control of a high performance packet switching distribution network
Patent #: 4899333
Issued on: 02/06/1990
Inventor: Roediger

Local area network bridge
Patent #: 4922503
Issued on: 05/01/1990
Inventor: Leone

Group address translation through a network bridge
Patent #: 4933938
Issued on: 06/12/1990
Inventor: Sheehy

File transfer control method among a plurality of computer systems
Patent #: 4935869
Issued on: 06/19/1990
Inventor: Yamamoto

More ...

Inventors

Application

No. 884971 filed on 06/30/1997

US Classes:

370/463, Details of circuit or interface for connecting user to the network370/469, Processing multiple layer protocols370/532Multiplexer or distributor and technique for handling low level input signal

Examiners

Primary: Pham, Chi
Assistant: Yao, Kwang Bin

Attorney, Agent or Firm

International Class

H04L 012/00

Abstract

The present invention provides a media-independent interface (MII) on a highly integrated network component by implementing the MII interface with a lower pin count, while reducing the timing budget. In another embodiment, the present invention functions to interface MII compatible devices while reducing pin count and the timing budget.

Other References

  • International Search Report, PCT/US98/13203, 7 pages
  • International Search Report, PCT/US98/13202, 4 pages
  • International Search Report, PCT/US98/13368, 5 pages
  • International Search Report, PCT/US98/13364, 4 pages
  • International Search Report, PCT/US98/13365, 4 pages
  • International Search Report, PCT/US98/13177, 4 pages
  • International Search Report, PCT/US98/13199, 5 pages
  • International Search Report, PCT/US98/13015, 5 pages
  • International Search Report, PCT/US98/13016, 4 pages
  • Wang et al., "A Novel Message Switch For Highly Parallel Systems", IEEE, pp. 150-155, 1989
  • Tobagi, Fast Packet Switch / Architectures For Broadband Integrated Services Digital Networks, Proceedings of the IEEE, vol. 78, Issue 1, pp. 133-167, Jan. 1990
  • Fliesser et al., "Design Of A Multicast ATM Packet Switch, Electrical and Computer Engineering", 1993 Canadian Conferencem pp. 779-783, 1993
  • Chang et al., An Overview Of The Pipelined Common Buffer Architecture (PCBA) For Memory Based Packet/Cell Switching Systems, Local Computer Networks, 1994, pp. 288-297, 19th Conference IEEE
  • Agarwal et al., "A Scalable Shared Buffer ATM Switch Architecture", VLSI, 1995 5th Great Lakes Symposium, IEEE, pp. 256-261, 1994
  • Sabaa et al., "Implementation Of A Window-Based Scheduler In An ATM Switch", Electrical An Computer Engineering, 1995 Canadian Conference, IEEE, pp. 32-35, 1995
  • International Search Report, PCT/US98/13361, 5 pages
  • International Search Report, PCT/US98/13200, 6 pages
  • International Search Report, PCT/US98/13362, 5 pages
  • International Search Report, PCT/US98/13206, 8 pages
  • Naraghi-Pour et al., A Multiple Shared Memory Switch, System theory, 1996 Southeastern Symposium, IEEE, pp. 50-541996
  • Iyengar et al., Switching Prioritized Packets, ELOBECOM '89, IEEE Global Telecommunications Conference, pp. 1181-1186, 1989
  • "Foundry Products", downloaded from Website http://www.foundrynet.com/ on Jun. 19, 1997
  • Anthony J. McAuley & Paul Francis, "Fast Routing Table Lookup Using CAMs", IEEE, 1993, pp. 1382-1390
  • "Gigabit Ethernet", Network Strategy Report, The Burton Group, v2, May 8, 1997 40 pages
  • "IP On Speed", Erica Roberts, Internet-Draft, Data Communications on the Web, Mar. 1997, 12 pages
  • "Multilayer Topology", White Paper, Internet-Draft, 13 pages, downloaded from Websit http://www.baynetworks.com on Apr. 18, 199
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?