Patent 5982315 Issued on November 9, 1999. Estimated Expiration Date: September 12, 2017. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
A bandpass ΣƊ DC utilizing either a single-loop or a MASH architecture wherein the resonators are implemented as either a delay cell resonator, a delay cell based resonator, a Forward-Euler resonator, or a two-path interleaved resonator. The resonator can be synthesized with analog circuit techniques such as active-RC, gm-C, MOSFET-C, switched capacitor, or switched current. The switched capacitor or switched current circuits can be designed using single-sampling, double-sampling, or multi-sampling circuits. The non-stringent requirement of a ΣƊ ADC using switched capacitor circuits allows the ADC to be implemented in a CMOS process to minimize cost and reduce power consumption. Double-sampling circuits provide improved matching and improved tolerance to sampling clock jitter. In particular, a bandpass MASH 4-4 ΣƊ ADC provides a simulated signal-to-noise ratio of 85 dB at an oversampling ratio of 32 for a CDMA application. The bandpass ΣƊ ADC can also be used in conjunction with undersampling to provide a frequency downconversion.
Other References
An 81-MHZ IF Receiver in CMOS, Hairapetian in IEEE Journal of Solid State Circuits vol. 31, No. 12 Dec. 1996, pp. 1981-1986
"A Novel Double Sampling Technique for Delta-Sigma Modulators" Yang et al., IEEE, Mar. 8, 1994. pp. 1187-1190
"Low Voltage Double Sampled Delta-Sigma Converters", Senderowicz et al, IEEE Journal on Solid State Circuits, vol. 32, No. 12, Dec. 1997, pp. 1907-1919
"A Comparison of Modular Networks for High-Order Oversampled Analog-to-Digital Converters" by David B. Ribner; IEEE Transactions on Circuits and Systems, vol. 38, No. 2, Feb. 1991, pp. 145-159
"A High-Frequency and High-Resolution Fourth-Order A/D Converter in BiCMOS Technology" By Yin et al.; IEEE Journal of Solid-State Circuits, vol. 29, No. 8, Aug. 1994, pp. 857-865
"A Third-Order Sigma-Delta Modulator with Extended Dynamic Range" by Williams et al.; IEEE Journal of Solid-State Circuits, vol. 29, No. 3, Mar. 1994, pp. 193-202
"A 40 MHz IF Fourth-Order Double-Sampled SC Bandpass Modulator" by Bazarjani et al.; IEEE International Symposium on Circuits and Systems, Jun. 9-12, 1997 Hong Kong, pp. 73-76
"Mixed Analog-Digital Design Considerations in Deep Submicron CMOS Technologies" By Bazarjani; Ottawa-Charleton institute for Electrical Engineering, Jul. 24, 199
September 12, 2017. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
