U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Method for cleaning semiconductor wafers and

Patent 5963833 Issued on October 5, 1999. Estimated Expiration Date: Icon_subject April 10, 2017. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Apparatus for in-situ chamber cleaning
Patent #: 4786352
Issued on: 11/22/1988
Inventor: Benzing

Low-temperature in-situ dry cleaning process for semiconductor wafers
Patent #: 5089441
Issued on: 02/18/1992
Inventor: Moslehi

Remote plasma enhanced CVD method and apparatus for growing an epitaxial semiconductor layer
Patent #: 5180435
Issued on: 01/19/1993
Inventor: Markunas, et al.

Method for enhancing nitridation and oxidation growth by introducing pulsed NF3
Patent #: 5264396
Issued on: 11/23/1993
Inventor: Thakur, et al.

Method of forming silicon carbide
Patent #: 5296258
Issued on: 03/22/1994
Inventor: Tay, et al.

Method for improving stability of tungsten chemical vapor deposition
Patent #: 5326723
Issued on: 07/05/1994
Inventor: Petro, et al.

Low-temperature in-situ dry cleaning process for semiconductor wafer
Patent #: 5403434
Issued on: 04/04/1995
Inventor: Moslehi

Method for plasma etching or cleaning with diluted NF3
Patent #: 5413670
Issued on: 05/09/1995
Inventor: Langan, et al.

Apparatus for selective chemical vapor deposition of dielectric, semiconductor and conductive films on semiconductor and metallic substrates
Patent #: 5472508
Issued on: 12/05/1995
Inventor: Saxena

Method of chamber cleaning in MOCVD application Patent #: 5658391
Issued on: 08/19/1997
Inventor: Buley, et al.

Inventor

Application

No. 831611 filed on 04/10/1997

US Classes:

438/677, Pretreatment of surface to enhance or retard deposition438/694Combined with coating step

Examiners

Primary: Chaudhari, Chandra
Assistant: Berry, Renee R.

Attorney, Agent or Firm

International Class

H01L 021/44

Abstract

A low temperature in-situ precleaning process for a semiconductor surface is disclosed. Ambient reactant gases, such as NF3 and GeH4, having a partial pressure of between approximately 10-8 and 700 Torr, are pulsed in a batch furnace at temperatures in the approximate range of 250 to 950 degrees Celsius and pressure in the approximate range of 4×103 to 20×103 Torr. This forms material on the surface that easily vaporizes in that temperature and pressure range, providing a clean surface for formation of the next layer. A similar in-situ cleaning process is performed at temperature ranges of between approximately 300 to 1,000 degrees Celsius for the equipment utilized in processing semiconductor substrates.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?