U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Method and system for constructing a program including out-of-order threads and processor and method for executing threads out-of-order

Patent 5913925 Issued on June 22, 1999. Estimated Expiration Date: Icon_subject December 16, 2016. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

System and method for concurrency simulation
Patent #: 5134705
Issued on: 07/28/1992
Inventor: Smith, et al.

System storing thread descriptor identifying one of plural threads of computation in storage only when all data for operating on thread is ready and independently of resultant imperative processing of thread
Patent #: 5353418
Issued on: 10/04/1994
Inventor: Nikhil, et al.

Apparatus and method for speculatively executing instructions in a computer system
Patent #: 5421022
Issued on: 05/30/1995
Inventor: McKeen, et al.

Apparatus and method for achieving reduced overhead mutual exclusion and maintaining coherency in a multiprocessor system utilizing execution history and thread monitoring
Patent #: 5442758
Issued on: 08/15/1995
Inventor: Slingwine, et al.

Method and apparatus for creating multithreaded time slices in a multitasking operating system
Patent #: 5490272
Issued on: 02/06/1996
Inventor: Mathis, et al.

Method and apparatus for managing thread private data in a parallel processing computer
Patent #: 5511192
Issued on: 04/23/1996
Inventor: Shirakihara

System for parallel processing that compiles a filed sequence of instructions within an iteration space
Patent #: 5535393
Issued on: 07/09/1996
Inventor: Reeve, et al.

System for synchronizing execution by a processing element of threads within a process using a state indicator
Patent #: 5553305
Issued on: 09/03/1996
Inventor: Gregor, et al.

Preemptive multithreading computer system with clock activated interrupt Patent #: 5694604
Issued on: 12/02/1997
Inventor: Reiffin

Inventors

Application

No. 767490 filed on 12/16/1996

US Classes:

712/206, Of multiple instructions simultaneously712/215, Simultaneous issuance of multiple instructions717/149, For a parallel or multiprocessor system717/151Optimization

Examiners

Primary: Lim, Krisna

Attorney, Agent or Firm

International Class

G06F 009/38

Abstract

A method and system for constructing a program are provided. According to the method, each of a plurality of instructions are assigned to at least one of a plurality of threads. The plurality of threads include first, second, and third threads, where the third thread follows the first thread and precedes the second thread in a logical program order. A data structure associated with the first thread is then constructed. The data structure includes an indication that execution of the second thread is to be initiated prior to initiation of execution of the third thread. According to one embodiment, the indication within the data structure is a pointer that specifies a second data structure associated with the second thread.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?