U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Method and apparatus for allocation and management of shared memory with data in memory stored as multiple linked lists

Patent 5893162 Issued on April 6, 1999. Estimated Expiration Date: Icon_subject February 5, 2017. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss
Patent #: 5123101
Issued on: 06/16/1992
Inventor: Sindhu

Inter-cell switching unit for narrow band ATM networks
Patent #: 5390175
Issued on: 02/14/1995
Inventor: Hiller, et al.

Error detection and correction method for an asynchronous transfer mode (ATM) network device Patent #: 5654962
Issued on: 08/05/1997
Inventor: Rostoker, et al.

Inventors

Application

No. 796085 filed on 02/05/1997

US Classes:

711/153, Shared memory partitioning707/100DATABASE SCHEMA OR DATA STRUCTURE

Examiners

Primary: Swann, Tod R.
Assistant: Langjahr, David

Attorney, Agent or Firm

International Class

G06F 012/00

Abstract

Apparatus and methods for allocating shared memory utilizing linked lists are provided which are particularly useful in telecommunications applications such as ATM. A management RAM contained within a VLSI circuit is provided for controlling the flow of data into and out of a shared memory (data RAM), and stores information regarding a number of link lists and a free link list in the shared memory, and a block pointer to unused RAM locations. A head pointer, tail pointer, block counter and empty flag are stored for each data link list. The head and tail pointers each include a block pointer and a position counter. The block counter contains the number of blocks used in the particular queue. The empty flag indicates whether the queue is empty. The free link list includes a head pointer, a block counter, and an empty flag. Each memory page of the shared data RAM receiving the incoming data includes locations for storing data. The last location of the last page in a block of shared data RAM memory is preferably used to store a next-block pointer plus parity information. If there are no more blocks in the queue, that last location is set to all ones. An independent agent is utilized in the background to monitor the integrity of the link list structure. Using the methods and apparatus of the invention, four operations are defined for ATM cell management: cell write, cell read, queue clear, and link list monitoring.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?