U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Virtual local area network memory access system

Patent 5892922 Issued on April 6, 1999. Estimated Expiration Date: Icon_subject February 28, 2017. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Bridge circuit for interconnecting networks
Patent #: 5050165
Issued on: 09/17/1991
Inventor: Yoshioka, et al.

Generic high bandwidth adapter having data packet memory configured in three level hierarchy for temporary storage of variable length data packets
Patent #: 5367643
Issued on: 11/22/1994
Inventor: Chang, et al.

IP bridge for parallel machines
Patent #: 5544162
Issued on: 08/06/1996
Inventor: Mraz, et al.

System for memory table cache reloads in a reduced number of cycles using a memory controller to set status bits in the main memory table
Patent #: 5555395
Issued on: 09/10/1996
Inventor: Parks

Method and apparatus for routing for virtual networks
Patent #: 5583862
Issued on: 12/10/1996
Inventor: Callon

Network packet switch using shared memory for repeating and bridging packets at media rate
Patent #: 5737525
Issued on: 04/07/1998
Inventor: Picazo, Jr., et al.

Internet protocol (IP) work group routing
Patent #: 5751971
Issued on: 05/12/1998
Inventor: Dobbins, et al.

Processor and data memory for outputting and receiving data on different buses for storage in the same location
Patent #: 5751999
Issued on: 05/12/1998
Inventor: Suzuki

Bridge/router architecture for high performance scalable networking
Patent #: 5802278
Issued on: 09/01/1998
Inventor: Isfeld, et al.

Method for accessing memory by activating a programmable chip select signal Patent #: 5813041
Issued on: 09/22/1998
Inventor: McIntyre, Jr., et al.

Inventor

Application

No. 808021 filed on 02/28/1997

US Classes:

709/238COMPUTER-TO-COMPUTER DATA ROUTING

Examiners

Primary: Asta, Frank J.
Assistant: Vu, Hung

Attorney, Agent or Firm

International Class

G06F 015/16

Abstract

A VLAN memory access system to provide VLAN address table look-ups with the ability to simultaneously do processor read cycles or processor write cycles to the same memory structure with anatomical accesses. The system encompasses the interaction between a memory look-up table that stores the slot allowed transition bit mask for a multi-slot hub based VLAN switch, a switch processor interface that is used to upgrade the memory access table by writing entries into the table or reading the table to verify its contents, and a look-up processor that uses the VLAN table to make forwarding decisions on the destination of a packet based on the value read from the VLAN memory look-up table. The VLAN table accesses must be arbitrated between the look-up processor, which has the highest priority, and read or write accesses from the switch processor. The look-up processor takes the VLAN ID field of a packet and uses this as the address of the slot allowed transmit bit mask to be applied to the destination slot bit mask. This logical AND function is used to determine the final bit mask of slots that will receive this packet.

Other References

  • Internetworking with ATM-based Switched Virtual Networks, K.Ghane .Http://alep.ac.upc.es/HMP/Paper, May 8, 1995
  • Cisco VLAN Roadmap. www. cisco.com/warp/public/538/7.html, Jul. 17, 1995
  • VLAN Interoperability. www.cisco.com/warp.public/538/6.html. Jul. 14, 1995
  • VLAN and Routers. www.cisco.com/warp/public/741/10.html, Jan. 8, 199
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?