U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Process for transferring material to semiconductor chip conductive pads using a transfer substrate

Patent 5872051 Issued on February 16, 1999. Estimated Expiration Date: Icon_subject August 2, 2015. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

3621564

3645392

3719981

Method of manufacturing thick-film circuit devices
Patent #: 4119480
Issued on: 10/10/1978
Inventor: Nishi ,   et al.

Method of screening paste solder onto leaded hybrid substrates
Patent #: 4311267
Issued on: 01/19/1982
Inventor: Lim

Method and transfer plate for applying solder to component leads
Patent #: 4722470
Issued on: 02/02/1988
Inventor: Johary

Method and apparatus for solder bumping of printed circuit boards
Patent #: 4752027
Issued on: 06/21/1988
Inventor: Gschwend

Microbeam laser machine for acting on objects having thin layers of material
Patent #: 4825034
Issued on: 04/25/1989
Inventor: Auvert ,   et al.

Process of fabricating a circuit package
Patent #: 4914814
Issued on: 04/10/1990
Inventor: Behun, et al.

Method of making high density solder bumps and a substrate socket for high density solder bumps
Patent #: 5024372
Issued on: 06/18/1991
Inventor: Altman, et al.

More ...

Inventors

Application

No. 510401 filed on 08/02/1995

US Classes:

438/616, By transcription from auxiliary substrate228/180.22, Lead-less (or "bumped") device257/E21.503, Encapsulation of active face of flip chip device, e.g., under filling or under encapsulation of flip-chip, encapsulation perform on chip or mounting substrate (EPO)257/E21.508, Forming solder bumps (EPO)257/E21.511, Mounting on insulating member provided with metallic leads, e.g., flip-chip mounting, conductive die mounting (EPO)257/E23.021, Bump or ball contacts (EPO)257/E23.061, Leads being also applied on sidewalls or bottom of substrate, e.g., leadless packages for surface mounting (EPO)257/E23.067, Via connections through substrates, e.g., pins going through substrate, coaxial cables (EPO)257/E23.068Additional leads joined to metallizations on insulating substrate, e.g., pins, bumps, wires, flat leads (EPO)

Examiners

Primary: Graybill, David E.

Attorney, Agent or Firm

Foreign Patent References

  • 0263222 EP 10/21/1986
  • 1-59944 JP 03/21/1989
  • 3-236342 JP 10/21/1991
  • 4-264731 JP 09/21/1992
  • 4-263433 JP 09/21/1992
  • 4263433 JP 09/21/1992
  • 4-342139 JP. 11/21/1992
  • 6-124953 JP 05/21/1994

International Classes

H01L 021/288
H01L 021/58
H01L 021/60

Abstract

A process within substrate is provided with vias communicating with surface contacts or bumps. Joining material paste is forced through holes in a screen onto an area array of the contacts on the substrate then the screen is biased against the substrate as the paste is heated and cooled to transfer the joining material onto the contacts. Alternately, joining material paste is forced into the screen and then a substrate is placed onto the screen with an area array of bump contacts of the substrate in contact with the solder paste, and then the paste is heated and cooled to transfer the material onto the bumps. The joining material may be a solder paste, conductive adhesive paste, or transient liquid bond paste. The substrate may be a semiconductor chip substrate, flexible or rigid organic substrate, or a metal substrate coated to form a dielectric surface. Also, the substrate may be a computer chip, chip carrier substrate or a circuit board substrate. The process may be used to produce flip chips, ball grid array modules, column grid array modules, circuit boards, and attachment structures of the preceding components including information handling systems.

Other References

  • IBM Technical Disclosure Bulletin vol. 36 No. 02 Feb. 93' entitled "Solder Preform Technique for Fine Pitch Surface Mount Tech. Components" pp. 397-398
  • IBM Techincal Disclosure Bulletin vol. 37 No. 06B Jun. 94' entitled "Ball Grid Array and Column Grid Array Module Solder Stencil Template" pp. 225-226
  • IBM Technical Disclosure Bulletin vol. 20. No. 10 Mar. 78' entilted"Pinless Module Connector" pp. 387
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?