Merged VLSI implementation of hardware optimized Q-Coder and software optimized QM-Coder
January 14, 2017. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.Patent ReferencesSymmetrical optimized adaptive data compression/transfer/decompression system Log encoder/decorder system Arithmetic coding data compression/de-compression by selectively employed, diverse arithmetic coding encoders and decoders Arithmetic coding encoder and decoder system Probability adaptation for arithmetic coders Probability adaptation for arithmetic coders Probability adaptation for arithmetic coders Method and apparatus for parallel decoding and encoding of data Stabilization of probability estimates by conditioning on prior decisions of a given context Method and associated apparatus for encoding bitplanes for improved coding efficiency InventorsApplicationNo. 783254 filed on 01/14/1997US Classes:341/107, To or from code based on probability341/50, DIGITAL CODE TO DIGITAL CODE CONVERTERS341/51, Adaptive coding341/61, Data rate conversion341/67, To or from variable length codes341/106Coding by table look-up techniquesExaminersPrimary: Hoff, Marc S.Assistant: Kost, Jason L. W. Attorney, Agent or FirmInternational ClassH03M 007/00AbstractThe present invention includes a method and circuit for the compression encoding and decoding of digital images. In particular, the method is directed to an improved implementation of the QM-Coder as defined in the JBIG Standard and a merged implementation of the QM-Coder as defined in the JBIG Standard with the Q-Coder as defined by the IBM ABIC standard. The improved implementation of the QM-Coder as defined in the JBIG Standard includes an improved CLEARBITS procedure. The merged implementation of the QM-Coder as defined in the JBIG Standard and Q-Coder as defined by the ABIC standard includes the sharing of hardware to reduce implementation logic.Other References
| |
