Information handling system using default status conditions for transfer of data blocks

Patent 5794069 Issued on August 11, 1998. Estimated Expiration Date:

December 13, 2015. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Abstract Claims Description Full Text

Patent References

Command delivery for a computing system for transfers between a host and subsystem including providing direct commands or indirect commands indicating the address of the subsystem control block
Patent #: 5131082
Issued on: 07/14/1992
Inventor: Bonevento, et al.

Multi-processor communications channel utilizing random access/sequential access memories
Patent #: 5155807
Issued on: 10/13/1992
Inventor: Blevins, et al.

System for asynchronously delivering self-describing control elements with a pipe interface having distributed, shared memory
Patent #: 5325492
Issued on: 06/28/1994
Inventor: Bonevento, et al.

Bridge interface between two buses of a computer system with a direct memory access controller programmed by a scatter/gather programmer
Patent #: 5542053
Issued on: 07/30/1996
Inventor: Bland, et al.

Apparatus for a multiple channel direct memory access utilizing a virtual array technique
Patent #: 5619727
Issued on: 04/08/1997
Inventor: Chen, et al.

Programmably configurable host adapter integrated circuit including a RISC processor Patent #: 5659690
Issued on: 08/19/1997
Inventor: Stuber, et al.

Inventors

Application

No. 572265 filed on 12/13/1995

US Classes:

710/2, Input/Output expansion709/215, Partitioned shared memory710/20, Concurrent Input/Output processing and data transfer710/36, Input/Output access regulation711/163Access limiting

Examiners

Primary: Chan, Eddie P.
Assistant: Kim, Chong H.

International Classes

G06F 013/00
G06F 013/14

Abstract

An information handling system transfers data blocks between a host processing side having a CPU and a host memory and a local processing side having a local processing unit and a local memory. The local memory includes a DCB queue memory portion having a plurality of DCB images each image defining host and local addresses of a corresponding data transfer. The DCB images also store a default status condition representing the most likely condition of a data transfer which in the preferred embodiment is a no error condition. A data transfer status detector determines whether the default status condition is true or false. If true, the default status information relating to a corresponding data block transfer is posted on the host processing side without local processing unit intervention.