U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Control unit for data transmission

Patent 5784574 Issued on July 21, 1998. Estimated Expiration Date: Icon_subject July 2, 2016. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Microcomputer having at least one input-output unit
Patent #: 4760524
Issued on: 07/26/1988
Inventor: Iwasaki ,   et al.

Single-chip microcomputer
Patent #: 5088027
Issued on: 02/11/1992
Inventor: Tanagawa, et al.

External memory interface circuit capable of carrying out initialization of external memory with a reduced initialization time duration
Patent #: 5327393
Issued on: 07/05/1994
Inventor: Koyanagi

Single chip microcomputer with interrupt processing capability during hold states
Patent #: 5386573
Issued on: 01/31/1995
Inventor: Okamoto

Programmable control device
Patent #: 5579488
Issued on: 11/26/1996
Inventor: Ikeda

Direct memory access control device and method in a multiprocessor system accessing local and shared memory
Patent #: 5584010
Issued on: 12/10/1996
Inventor: Kawai, et al.

Data processor with controlled burst memory accesses and method therefor Patent #: 5651138
Issued on: 07/22/1997
Inventor: Le, et al.

Inventor

Assignee

Application

No. 675392 filed on 07/02/1996

US Classes:

710/100, INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)711/117Hierarchical memories

Examiners

Primary: Sheikh, Ayaz R.
Assistant: Thlang, Eric S.

Attorney, Agent or Firm

International Class

G06F 013/00

Foreign Application Priority Data

1995-07-05 JP

Abstract

A one-chip control unit for data transmission has a central processing unit for carrying out various processes according to a preliminarily stored program, a memory device for temporarily storing data processed by the central processing unit and data received from an external memory device, an input/output interface for connecting to the external memory device, bus lines connected to these components for transmitting signals therethrough, and a switch circuit for causing signals to pass through the bus lines along different routes, depending on address signals outputted from the central processing unit. The switch circuit may serve to connect the memory device with the input/output interface and to thereby enable signals to be continuously transmitted therebetween directly when the address signal outputted from the central processing unit are specifying an area on the memory device.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?