U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Early and integrated tail packet discard system

Patent 5764641 Issued on June 9, 1998. Estimated Expiration Date: Icon_subject September 8, 2015. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Data channel scheduling discipline arrangement and method
Patent #: 5166930
Issued on: 11/24/1992
Inventor: Braff, et al.

Method for prioritizing, selectively discarding, and multiplexing differing traffic type fast packets
Patent #: 5231633
Issued on: 07/27/1993
Inventor: Hluchyj, et al.

Network packet receiver with buffer logic for reassembling interleaved data packets
Patent #: 5303302
Issued on: 04/12/1994
Inventor: Burrows

Method for checking the admissibility of setting up virtual connections
Patent #: 5321692
Issued on: 06/14/1994
Inventor: Wallmeier

ATM cell interface and method for dispatching an ATM cell
Patent #: 5323389
Issued on: 06/21/1994
Inventor: Bitz, et al.

Method and apparatus for selective interleaving in a cell-switched network
Patent #: 5434855
Issued on: 07/18/1995
Inventor: Perlman, et al.

ATM cell interface and method for dispatching an ATM cell
Patent #: 5479401
Issued on: 12/26/1995
Inventor: Bitz, et al.

Apparatus and method for processing asynchronous transfer mode cells
Patent #: 5495478
Issued on: 02/27/1996
Inventor: Wilkinson, et al.

Multicast shared memory
Patent #: 5528588
Issued on: 06/18/1996
Inventor: Bennett, et al.

Method and apparatus for manipulating an ATM cell
Patent #: 5541918
Issued on: 07/30/1996
Inventor: Ganmukhi, et al.

More ...

Inventor

Application

No. 525252 filed on 09/08/1995

US Classes:

370/412, Queuing arrangement370/429Particular storing and queuing arrangement

Examiners

Primary: Pham, Chi
Assistant: Ngo, Ricky

Attorney, Agent or Firm

International Class

H04L 012/56

Abstract

A switch in an asynchronous transfer mode system utilizes an early packet discard (EPD) scheme and discards all but the end-of-packet cell of packets that are expected to prevent other partially transmitted packets from being transmitted through the switch. The switch also utilizes an integrated tail packet discard (I-TPD) scheme and, once a cell of a packet has been discarded for any reason, discards all of the remaining cells of the packet except the end-of-packet cell. Each of the EPD and the I-TPD schemes retain the last cell of a packet in order to maintain packet boundaries. Further, they each set the loss-priority of the end-of-packet cell to high, to increase the likelihood that the cell will be transmitted through the remaining switches in the route to the station to which the packet is directed. When the end-of-packet cell is received, the switch retains the cell unless its maximum queue limit is exceeded, and resets any associated early or tail packet discard flag. When the beginning of the next packet is received, the switch checks its queue length against an associated queue limit and against a CLP and an EPD threshold to determine whether or not to retain the cell. If the cell is discarded, the switch invokes, as appropriate, either the EPD or I-TPD and thereafter discards cells of the same packet. It invokes EPD when the queue limit exceeds the EPD threshold, and invokes I-TPD if it discards this or any cell when (a) it is policing a usage or network parameter control violation, (b) its associated queue exceeds an applicable queue limit, or (c) it selectively discards low-priority cells.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?