U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Apparatus and method for fault-tolerant computing

Patent 5748882 Issued on May 5, 1998. Estimated Expiration Date: Icon_subject May 8, 2016. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

3876987

Microcomputer based distributed control network
Patent #: 4539655
Issued on: 09/03/1985
Inventor: Trussell ,   et al.

System for detecting a program execution fault
Patent #: 4635258
Issued on: 01/06/1987
Inventor: Salowe

Task scheduler for a fault tolerant multiple node processing system
Patent #: 4805107
Issued on: 02/14/1989
Inventor: Kieckhafer ,   et al.

Distributed multiprocess transaction processing system and method
Patent #: 4819159
Issued on: 04/04/1989
Inventor: Shipley ,   et al.

Error recovery system of a multiprocessor system for recovering an error in a processor by making the processor into a checking condition after completion of microprogram restart from a checkpoint
Patent #: 4852092
Issued on: 07/25/1989
Inventor: Makita

Fault tolerant hypercube computer system architecture
Patent #: 4868818
Issued on: 09/19/1989
Inventor: Madan ,   et al.

Operations controller for a fault tolerant multiple node processing system
Patent #: 4914657
Issued on: 04/03/1990
Inventor: Walter, et al.

Operations controller for a fault tolerant multiple node processing system
Patent #: 4933940
Issued on: 06/12/1990
Inventor: Walter, et al.

Method and apparatus for automatic recovery from excessive spin loops in an N-way multiprocessing system
Patent #: 4979105
Issued on: 12/18/1990
Inventor: Daly, et al.

More ...

Inventor

Application

No. 643274 filed on 05/08/1996

US Classes:

714/47, Performance monitoring for fault avoidance709/224, Computer network monitoring714/15State recovery (i.e., process or data file)

Examiners

Primary: Beausoliel, Robert W. Jr.
Assistant: Le, Dieu-Minh

Attorney, Agent or Firm

International Classes

G06F 011/00
G06F 011/08
200.12

Abstract

Techniques for fault-tolerant computing which do not require fault-tolerant hardware or a fault-tolerant operating system. The techniques employ a monitor daemon which is implemented as one or more user processes and a fault-tolerant library which can be bound into application programs. A user process which is executing on ordinary hardware under an ordinary operating system is made fault tolerant by registering it with the monitor daemon. The degree of fault tolerance can be controlled by means of the fault-tolerant library. Included in the fault-tolerant library is a function which defines portions of a user process's memory as critical memory, a function which copies the critical memory to persistent storage, and a function which restores the critical memory from persistent storage. The monitor daemon monitors fault-tolerant processes, and when such a process hangs or crashes, the daemon restarts it. When the techniques are employed in a multi-node system, the monitor daemon on each node monitors one other node in addition to the processes in its own node. In addition, the monitor daemon may maintain copies of the state of fault-tolerant processes running at least on the monitored node. When the monitored node fails, the monitor daemon starts the processes from the monitored node for which the monitor daemon has state on its own node. When a node leaves or rejoins the multi-node system, what other node a given monitor daemon monitors is automatically redetermined for the new configuration of the multi-node system.

Other References

  • B. Randell, "System Structure for Software Fault Tolerance", IEEE Transactions on Software Engineering, vol. SE-1, No. 2, Jun. 1975
  • A. Avizienis, "The N-Version Approach to Fault-Tolerant Software", IEEE Transactions on Software Engineering, vol. SE-11, No. 12, Dec. 1985
  • Y. Huang "Effect of Fault Tolerance on Response Time-Analysis of the Primary Site Approach", IEEE Transactions on Computers, vol. 41, No. 4, Apr. 199
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?