Patent 5719808 Issued on February 17, 1998. Estimated Expiration Date: March 21, 2015. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.
J.E. Brewer et al., "Block-Oriented Random Access MNOS Memory," National Computer Conference and Exposition, Chicago, May 6-10, 1974, AFIPS Conference Proceedings, vol. 43
J.E. Brewer et al., "Low Cost MNOS BORAM," Proceedings of IEEE National Aerospace Electronics Conference, NAECON '77, May 17-19, 1977
J.R. Cricchi et al., "Nonvolitile Block-Oriented RAM," IEEE International Solid-State Circuits Conference, Feb. 13-15, 1974, Digest of Technical Papers
Raul-Adrian Cernea et al., "A 1Mb Flash EEPROM," 1989 IEEE International Solid-State Circuits Conference
Kenneth L. Short, "Microprocessors and Programmed Logic," second edition. Ch. 13.2.2 Electrically Erasable Programmable Read Only Memory, EEPROM Prentice Hall International, 1987
Michael D. Fitzpatrick et al., "MNOS/SOS Memory Using High-Voltage Depletion-Mode CMOS Logic"
J.R. Cricchi et al., "The Drain-Source Protected MNOS Memory Device and Memory Endurance," IEDM Technical Digest, 1973