U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Dummy underlayers for improvement in removal rate consistency during chemical mechanical polishing

Patent 5639697 Issued on June 17, 1997. Estimated Expiration Date: Icon_subject January 30, 2016. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Integrated circuit employing dummy conductors for planarity
Patent #: 4916514
Issued on: 04/10/1990
Inventor: Nowak

Method of making reliable metal leads in high speed LSI semiconductors using both dummy leads and thermoconductive layers Patent #: 5476817
Issued on: 12/19/1995
Inventor: Numata

Inventors

Assignee

Application

No. 593900 filed on 01/30/1996

US Classes:

438/633, Simultaneously by chemical and mechanical means257/E21.244, Involving dielectric removal step (EPO)438/645, Having planarization step438/691, Combined mechanical and chemical material removal438/926DUMMY METALLIZATION

Examiners

Primary: Bowers, Charles L. Jr.
Assistant: Gurley, Lynne A.

Attorney, Agent or Firm

International Classes

H01L 021/302
H01L 021/463

Abstract

A method of commonizing the pattern density of topography for different layers of semiconductor wafers to improve the Chemical Mechanical Polishing process used during wafer processing is disclosed. In order to achieve a predetermined pattern density of topography on the surface of a wafer, dummy raised lines are inserted as necessary into gaps between active conductive traces on a trace layer. In some embodiments, the predetermined pattern density is in the range of approximately 40% to 80%. In some applications, both the active conductive traces and the dummy raised lines are formed from a metallic material that is deposited in one single step with an insulating layer deposited over both the active conductive traces and the dummy raised lines prior to the Chemical Mechanical Polishing process. In other applications, the dummy raised lines are formed from the insulating layer.

Other References

  • Ichikawa, et al., "Multilevel Interconnect System for 0.35um CMOS Lsi's with Metal Dummy Planarization Process and Thin Tungsten Wirings", Jun. 27-29, VMIC Conference, 1995 ISMIC--104/95/025
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?