U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Method and apparatus for the transparent emulation of an existing instruction-set architecture by an arbitrary underlying instruction-set architecture

Patent 5619665 Issued on April 8, 1997. Estimated Expiration Date: Icon_subject April 13, 2015. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Macroinstruction translator unit for use in a microprocessor
Patent #: 4415969
Issued on: 11/15/1983
Inventor: Bayliss ,   et al.

Microprocessor memory management and protection mechanism
Patent #: 4442484
Issued on: 04/10/1984
Inventor: Childs, Jr. ,   et al.

Extended floating point operations supporting emulation of source instruction execution
Patent #: 4841476
Issued on: 06/20/1989
Inventor: Mitchell ,   et al.

Translating a dynamic transfer control instruction address in a simulated CPU processor
Patent #: 5167023
Issued on: 11/24/1992
Inventor: de Nicolas, et al.

Memory mapping and special write detection in a system and method for simulating a CPU processor
Patent #: 5301302
Issued on: 04/05/1994
Inventor: Blackard, et al.

Address selective emulation routine pointer address mapping system Patent #: 5392408
Issued on: 02/21/1995
Inventor: Fitch

Inventor

Assignee

Application

No. 421344 filed on 04/13/1995

US Classes:

712/208, INSTRUCTION DECODING (E.G., BY MICROINSTRUCTION, START ADDRESS GENERATOR, HARDWIRED)703/26, Of instruction703/27Compatibility emulation

Examiners

Primary: Treat, William M.
Assistant: Assefa, Amare

Attorney, Agent or Firm

Foreign Patent References

  • WO91/17496 WO. 11/13/1991
  • WO94/27214 WO. 11/13/1994

International Class

G06F 009/455

Abstract

The invention provides means and methods for extending an instruction-set architecture without impacting the software interface. This circumvents all software compatibility issues, and allows legacy software to benefit from new architectural extensions without recompilation and reassembly. The means employed are a translation engine for translating sequences of old architecture instructions into primary, new architecture instructions, and an extended instruction (EI) cache memory for storing the translations. A processor requesting a sequence of instructions will look first to the EI-cache for a translation, and if translations are unavailable, will look to a conventional cache memory for the sequence, and finally, if still unavailable, will look to a main memory.

Other References

  • PC Week, VII, n46, p. 93(2)
  • T.R. Halfhill "Intel's P6" Byte Apr. 1995 pp. 42-58
  • T.R. Halfhill "Emulation: RISC's Secret Weapon" BYTE Apr. 1994 pp. 119-130
  • G.M. Silberman et al, "An Architectural Framework for Migration from CISC to Higher Performance Platforms", Conf. Proceedings, 1992 Int Conf. on Supercomuting, ACM Int. Conf on Supercomputing, Jul. 1992 p
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?