U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Method and apparatus for the protection of write data in a disk array

Patent 5596708 Issued on January 21, 1997. Estimated Expiration Date: Icon_subject January 25, 2016. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

3801963

Power backed-up dual memory system
Patent #: 4603406
Issued on: 07/29/1986
Inventor: Miyazaki ,   et al.

Portable, non-volatile read/write memory module
Patent #: 4654829
Issued on: 03/31/1987
Inventor: Jiang ,   et al.

Memory data holding circuit
Patent #: 4669066
Issued on: 05/26/1987
Inventor: Kagawa ,   et al.

Computer power system
Patent #: 4868832
Issued on: 09/19/1989
Inventor: Marrington ,   et al.

Apparatus for connecting electronic modules containing integrated circuits and backup batteries
Patent #: 4985870
Issued on: 01/15/1991
Inventor: Faraci

Memory card circuit
Patent #: 5016223
Issued on: 05/14/1991
Inventor: Kimura, et al.

Write protection circuit for use with an electrically alterable non-volatile memory card
Patent #: 5226006
Issued on: 07/06/1993
Inventor: Wang, et al.

Address transition detection to write state machine interface circuit for flash memory
Patent #: 5243575
Issued on: 09/07/1993
Inventor: Sambandan, et al.

Flash memory circuit and method of operation
Patent #: 5263003
Issued on: 11/16/1993
Inventor: Cowles, et al.

More ...

Inventor

Assignee

Application

No. 591366 filed on 01/25/1996

US Classes:

714/6, Redundant stored data accessed (e.g., duplicated data, error correction coded data, or other parity-type data)714/42Memory or storage device component fault

Examiners

Primary: Canney, Vincent P.

Attorney, Agent or Firm

International Class

G06F 013/00

Abstract

A transfer memory backup system for a RAID level 5 disk array storage system which includes a transfer buffer, wherein write data received by the array is written into a transfer buffer, and a write complete status signal generated, prior to the write data being written to the disk drives within the array. The transfer memory backup system includes a low power, industry standard PCMCIA (Personal Computer Memory Card International Association) device along with a small, temporary voltage source made up of a small rechargeable battery or a high capacitance gold capacitor. Upon the detection of a disk array storage system failure, low power logic provides continuous refresh for the transfer buffer as well as power to the components included in the transfer memory backup system upon a disk array storage system failure. A low power CMOS microprocessor with self contained microcode (mask programmable ROM) controls the transfer of data from the transfer buffer to removable storage medium within the PCMCIA device.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?