Patent ReferencesBinary tree multiplier constructed of carry save adders having an area efficient floor plan Multiplication circuit with storing means High speed parallel multiplier circuit Patent #: 5146421 InventorAssigneeApplicationNo. 296845 filed on 08/26/1994US Classes:708/626Sum of cross productsExaminersPrimary: Envall, Roy N. Jr.Assistant: Moise, Emmanuel L. Attorney, Agent or FirmInternational ClassG06F 007/52AbstractA Wallace-type binary tree multiplier in which the partial products of a multiplicand and a multiplier are produced and then successively reduced using a plurality of adder levels comprised of full and half adders. This reduction continues until a final set of inputs is produced wherein no more than two inputs remain to be added in any column. This final set is then added using a serial adder and a carry lookahead adder to produce the desired product. The additions at each level are performed in accordance with prescribed rules to provide for fastest overall operating speed and minimum required chip area. In addition, the lengths of the serial adder and carry lookahead adder are chosen to further enhance speed while reducing required chip area. A still further enhancement in multiplier operating speed is achieved by providing connections to adders so as to take advantage of the different times of arrival of the inputs to each level along with different adder input-to-output delays. | |