U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Method of writing in a non-volatile memory, notably in a memory card employing memory allocation strategies on size and occupancy basis

Patent 5568634 Issued on October 22, 1996. Estimated Expiration Date: Icon_subject April 21, 2014. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Synchronizing mechanism for page replacement control
Patent #: 4277826
Issued on: 07/07/1981
Inventor: Collins ,   et al.

Method for managing virtual memory to separate active and stable memory blocks
Patent #: 4758944
Issued on: 07/19/1988
Inventor: Bartley ,   et al.

Shadow memory system for storing variable backup blocks in consecutive time periods
Patent #: 4959774
Issued on: 09/25/1990
Inventor: Davis

Separate content addressable memories for storing locked segment addresses and locking processor identifications for controlling access to shared memory
Patent #: 5142676
Issued on: 08/25/1992
Inventor: Fried, et al.

System and method for preventing direct access data storage system data loss from mechanical shock during write operation
Patent #: 5392290
Issued on: 02/21/1995
Inventor: Brown, et al.

System for updating data stored on a flash-erasable, programmable, read-only memory (FEPROM) based upon predetermined bit value of indicating pointers Patent #: 5392427
Issued on: 02/21/1995
Inventor: Barrett, et al.

Inventor

Assignee

Application

No. 231019 filed on 04/21/1994

US Classes:

711/170, Memory configuring711/103, Programmable read only memory (PROM, EEPROM, etc.)711/162Backup

Examiners

Primary: Kim, Matthew

Attorney, Agent or Firm

Foreign Patent References

  • 0400475 EP. 12/13/1990

International Class

G06F 012/00

Abstract

In a system for the management of non-volatile memories, to avoid losses of information during writing, the critical writing sequences are locked. A back-up information element is stored before the performance of the critical section. The lock is constituted by the bits of the allocation table that designate the location of the saved back-up information. The lock is erased at the end of a normal writing sequence. If there is an abnormal interruption of a writing operation during the critical section, then the lock remains locked. This is detected when the power is turned on again, and the writing is resumed utilizing the saved information elements. The lock and the saved information elements are in a variable zone of the memory, thus preventing memory fatigue in the event of intensive use. Furthermore, the management of the memory is original in that two different memory allocation strategies are used to enable the detection, by the allocation table, of the presence of an information element whose location is not known.

Other References

  • P. G. Caspers et al, Cache-Resident Processor Registers, IBM Technical Disclosure Bulletin, vol. 22, No. 6, Nov. 1979, pp. 2317 and 231
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?