U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Shadow register file for instruction rollback

Patent 5568380 Issued on October 22, 1996. Estimated Expiration Date: Icon_subject October 22, 2013. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

3736566

Instruction retry mechanism for a data processing system
Patent #: 4044337
Issued on: 08/23/1977
Inventor: Hicks ,   et al.

Computer systems
Patent #: 4164017
Issued on: 08/07/1979
Inventor: Randell ,   et al.

Radiation hardened register file
Patent #: 4199810
Issued on: 04/22/1980
Inventor: Gunckel, II ,   et al.

Method and apparatus for diagnosing faults in a processor having a pipeline architecture
Patent #: 4253183
Issued on: 02/24/1981
Inventor: Taylor ,   et al.

Radiation circumvention technique
Patent #: 4413327
Issued on: 11/01/1983
Inventor: Sabo ,   et al.

Apparatus for redundant operation of modules in a multiprocessing system
Patent #: 4503534
Issued on: 03/05/1985
Inventor: Budde ,   et al.

Method and storage device for saving the computer status during interrupt
Patent #: 4905196
Issued on: 02/27/1990
Inventor: Kirrmann

Checkpoint retry mechanism
Patent #: 4912707
Issued on: 03/27/1990
Inventor: Kogge, et al.

Diagnostic circiut for digital systems
Patent #: 4935929
Issued on: 06/19/1990
Inventor: Sidman, et al.

More ...

Inventors

Application

No. 114267 filed on 08/30/1993

US Classes:

700/79, Having protection or reliability feature714/15State recovery (i.e., process or data file)

Examiners

Primary: Trammell, James P.

Attorney, Agent or Firm

International Class

G05B 009/02

Abstract

A fault-tolerant computer system having shadow registers for storing the contents of a primary array into a shadow array at the completion of a stored instruction execution. This is accomplished in one clock cycle with all registers being shadowed simultaneously. During rollback of execution steps for a checkpoint retry, the shadow register files provide a signal cycle unload of the shadow array into the primary array. LSSD latches are used in the shadow register file.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?