U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Area/time-efficient motion estimation micro core

Patent 5563813 Issued on October 8, 1996. Estimated Expiration Date: Icon_subject June 1, 2014. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Circuitry for complementing binary numbers
Patent #: 4709226
Issued on: 11/24/1987
Inventor: Christopher

Arithmetic circuit for calculating the absolute value of the difference between a pair of input signals
Patent #: 4849921
Issued on: 07/18/1989
Inventor: Yasumoto ,   et al.

Circuit implementation of block matching algorithm
Patent #: 4897720
Issued on: 01/30/1990
Inventor: Wu, et al.

Circuit implementation of block matching algorithm with fractional precision
Patent #: 4937666
Issued on: 06/26/1990
Inventor: Yang

Arithmetic circuit for calculating and accumulating absolute values of the difference between two numerical values
Patent #: 5040136
Issued on: 08/13/1991
Inventor: Kanoh

Motion vector detection circuit used in hierarchical processing of moving picture signal
Patent #: 5142360
Issued on: 08/25/1992
Inventor: Niihara

Adder-subtracter for signed absolute values
Patent #: 5148386
Issued on: 09/15/1992
Inventor: Hori

Block-matching motion estimator for video coder
Patent #: 5200820
Issued on: 04/06/1993
Inventor: Gharavi

Motion estimator
Patent #: 5206723
Issued on: 04/27/1993
Inventor: Parke

Method and apparatus for determining motion vectors for image sequences
Patent #: 5210605
Issued on: 05/11/1993
Inventor: Zaccarin, et al.

More ...

Inventors

Application

No. 252564 filed on 06/01/1994

US Classes:

708/201Absolute value or magnitude

Examiners

Primary: Mai, Tan V.

Attorney, Agent or Firm

International Class

G06F 007/50

Abstract

An efficient micro architecture for motion estimation is proposed. It achieves better time and area performance over the existing structures. Through pipelining and effective manipulation of 2's complement arithmetic, the adder complexity is kept to its lowest, while speed for a combined subtraction, absolution and accumulation operations is made as fast as a carry-save addition (CSA).

Other References

  • Junichi Goto et al., "250-MHz BiCMOS Super-High-Speed Video Processor"(S-VSP) ULSI, IEEE Journal of Solid State Circuits, vol. 26, No. 12, Dec. 1991, pp. 1876-1884
  • Kouichi Kikuchi, et al., "A Single-Chip 16-bit 25-ns Real-Time Video/Image Signal Processor", IEEE Journal of Solid State Circuits, vol. 24, No. 6, Dec. 1989, pp. 1662-1667
  • L. De Vos et al., "VLSI Architectures for the Full-Search Blockmatching Algorithm", IEEE Journal of Solid State Circuits, 1989, pp. 1687-1690
  • Thomas Komarek et al., "Array Architectures for Block Matching Algorithms", IEEE Transactions on Circuits and Systems, vol. 36, No. 10, Oct. 1989, pp. 1301-1308
  • Kun-Min Yang et al., "A Family of VLSI Designs for the Motion Compensation Block-Matching Algorithm", IEEE Transactions on Circuits and Systems, vol. 36, No. 10, Oct. 1989, pp. 1317-1325
  • "Draft Revision of Recommendation H.261: Video Codec for Audiovisual Services at .rho.x64 kbit/s", Elsevier Science Publishers, vol. 2, No. 2, Aug. 1990, pp. 221-239
  • Luc DeVos et al., "Parameterizable VLSI Architectures for the Full-Search Block-Matching Algorithm", IEEE Transactions on Circuits and Systems, vol. 36, No. 10, Oct. 1989, pp. 1309-131
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?