Abstract

A methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications. The methodology uses a systematic technique to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various levels of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts, intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over a number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized. Techniques are provided for estimating design performance, from behavioral/functional descriptions. Given a behavioral or a block diagram description of data flow in a design, pin-to-pin timing and minimum clock cycle for the design can be estimated accurately. An RTL description may thus be synthesized from a behavioral description such that timing constraints imposed at the behavioral level are achieved. The timing of a synthesized design is estimated, and the design is re-synthesized until a design is arrived at that meets timing constraints imposed at a higher level.

Other References

• "Tango-Schematic Capture Software", PERX Catalog, pp. 18 & 19
• "Methods Used in an Automatic Logic Design Generator (Alert)", by Friedman et al., IEEE Transactions On Computers, vol. C18, No. 7, Jul. 1969, pp. 593-614
• "An Efficient Heuristic Procedure for Partitioning Graphs", by Kernighan et al., The Bell System Technical Journal, Feb. 1970, pp. 291-306
• "Design Automation", by Russo, Computer, May/Jun. 1972, pp. 19-22
• "Computer Aided Design", by Lynn, Computer, May/Jun. 1972, pp. 36-45
• "Recent Developments in Design Automation", by Breuer, Computer, May/Jun. 1972, pp. 23-35
• "LINDA: A Local Interactive Design Aid For Computer-Aided General-Purpose Artwork Production", by Briggs, GEC Journal of Science & Technology, vol. 43, No. 2, 1976
• "An Engineering System for Designer, Manager and Manufacturer", by Smith et al., Telesis, vol. 4, No. 9, Dec. 1976, pp. 268-273
• "Computer Graphics In Power Plant Design", by Strong et al., IEEE Power Engineering Society, Jul. 1978
• "An Automated System to Support Design Analysis", By Willis, 12th Annual Asilomar Conference on Circuits, Systems & Computers, IEEE, Nov. 1978, pp. 646-650
• "Computer-Aided Partitioning of Behavorial Hardware Descriptions", by McFarland, 20th Design Automation Conference, IEEE, 1983, pp. 472-478
• "Definite Clause Translation Grammars", by Abramson, University of British Columbia, IEEE, 1984, pp. 233-240
• "Verify: A Program for Proving Correctness of Digital Hardware Designs", by Barrow, Artificial Intelligence 24, 1984, pp. 437-483
• "Automated Generation of Digital System Schematic Diagrams", by Arya et al., 22nd Design Automation Conference, IEEE, 1985, pp. 388-395
• "Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions", by McFarland, 23rd Design Automation Conference, IEEE, 1986, pp. 474-480
• "Partitioning Before Logic Synthesis", by Camposano et al., IBM Thomas J. Watson Research Center, IEEE, 1987, pp. 324-326
• "Partitioning and Placement Technique for CMOS Gate Arrays", By Odawara et al., IEEE Transactions on Computer-Aided Design, vol. CAD-6, No. 3, May 1987, pp. 355-363
• "Partitioning A Design in Structural Synthesis", by Camposano et al., IBM Watson Researech Center, IEEE, 1987, pp. 564-566
• "The System Architect's Workbench", by Thomas et al., 1988 DAC Draft Submission, Nov. 1987
• "Formal Verification of Digital Circuits Using Hybrid Simulation", by Srinivas et al., IEEE Circuits and Devices Magazine, Jan. 1988, pp. 19-26
• "Tektronix Design Automation Products", 1988, pp. 83-90
• "Formal Verification of the Sobel Image Processing Chip", by Narendran et al., 25th ACM/IEEE Design Automation Conference, 1988, pp. 211-217
• "Chip Simulation Is All A Matter of Image", by Thacker et al., ESD: The Electronic system Design Magazine, Nov. 1988, pp. 65-70
• "Area-Time Model for Synthesis of Non-Pipelined Designs", by Jain et al., CH2657-5 1988 IEEE, pp. 48-51
• "CAD For System Design: Is It Practical?", IEEE Design & Test of Computers, Apr. 1989, pp. 46-55
• "Architectural Partitioning for System Level Design", by Lagnese et al., 26th ACM/IEEE Design Automation Conference, 1989, pp. 62-67
• "Here's Software To Speed Vector Creation", by Beaverton, Electronics, May 1989, pp. 48-52
• "Here's An Easy Way To Test ASICs", by McLeod, Electronics, May 1989, pp. 116-117
• "Experience woth the ADAM Synthesis System", by Jain et al., 26th ACM/IEEE Design Automation Conference, 1898, pp. 56-61
• "Chippe: A System for Constraint Driven Behavioral Synthesis", by Brewer et al., IEEE Transactions on Computer-Aided Design, vol. 9, No. 7, July 1990, pp. 681-695
• "BAD: Behavioral Area-Delay Predictor", by Kucukcakar et al., CEng Technical Report 90-31, Nov. 1990
• "Hyper-LP: A System for Power Minimization Using Architectural Transformations", by Chandrakasan et al., IEEE, 1992, pp. 300-303
• "Quality Of Designs From An Automatic Logic Generator (Alert)", by Friedman et al., IEEE Design Automation Conference, 1970, pp. 71-80
• "Switch-Level Delay Models For Digital MOS VLSI", by Ousterhout, IEEE 21st Design Automation Confernce, 1984, pp. 542-548
• "The CAR System: Multimedia in Support Of Collaborative Design", by Handley, IEE Colloquium on `Multimedia and Professional Applications`, Digest No. 026, p. 8/1-5, 1993
• "Coordination And Control For Collaborative Workstation Design", by Pendergast et al., Cambridge Univ. Pres., vii+ 456 pages, 1991
• "PICTIVE-An Exploration in Participatory Design", by Muller, Conference Proceedings, CHI 91, pp. 225-231, 1991
• "Prototyping Approach of Multi-Actors Computer Aided Design For Buildings In The Frame Of The CIBAO Project", by Dubois, EuropIA, pp. 338-350, 199