U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Semiconductor chip having a dam to prevent contamination of photosensitive structures thereon

Patent 5530278 Issued on June 25, 1996. Estimated Expiration Date: Icon_subject April 24, 2015. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Method of fabricating multilayer structures with nonplanar surfaces
Patent #: 4737208
Issued on: 04/12/1988
Inventor: Bloechle ,   et al.

Producing integrated circuit chips with reduced stress effects
Patent #: 5026667
Issued on: 06/25/1991
Inventor: Roberts, Jr.

Method of encapsulating a sensor device using capillary action and the device so encapsulated
Patent #: 5037779
Issued on: 08/06/1991
Inventor: Whalley, et al.

Method of making a post molded cavity package with internal dam bar for integrated circuit
Patent #: 5106784
Issued on: 04/21/1992
Inventor: Bednarz

Color filter
Patent #: 5176971
Issued on: 01/05/1993
Inventor: Shimamura, et al.

Technique of increasing bond pad density on a semiconductor die
Patent #: 5300815
Issued on: 04/05/1994
Inventor: Rostoker

Method for forming plastic molded package with heat sink for integrated circuit devices
Patent #: 5328870
Issued on: 07/12/1994
Inventor: Marrs

Flexible substrate with projections to block resin flow Patent #: 5422163
Issued on: 06/06/1995
Inventor: Kamiyama, et al.

Inventors

Assignee

Application

No. 427518 filed on 04/24/1995

US Classes:

257/432, With optical element250/227.23, With spectral frequency/wavelength discrimination257/443, Matrix or array (e.g., single line arrays)257/459, With particular contact geometry (e.g., ring or grid, or bonding pad arrangement)257/667, With dam or vent for encapsulant257/E23.129Partial encapsulation or coating (EPO)

Examiners

Primary: Brown, Peter R.

Attorney, Agent or Firm

Foreign Patent References

  • 0019259 JP 01/20/1991
  • 0273476 JP 09/20/1992
  • 0226621 JP 09/20/1993

International Classes

H01L 031/022.4
H01L 031/023.2

Abstract

In dicing of semiconductor chips from a wafer and mounting of the chips in an apparatus, techniques ensure the integrity of bonding pads and wire bonds in the dicing of individual chips and the connection of wire bonds to the chips. The wire bonds in the undiced chips are each connected to a probe pad disposed in an inter-chip area on the wafer, and this probe pad is used to accept probe pins which may otherwise damage the bonding pads on the chips themselves. In the dicing step, the probe pads are obliterated by the cutting blade. A polyimide dam disposes adjacent the bonding pads restricts the migration of liquid encapsulant securing the wire bonds to the bonding pads.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?