Abstract

A user-programmable interconnect architecture, which may be used for logic arrays for digital and analog system design, is disclosed. In one embodiment, a plurality of logic cells or modules in a matrix are connected by vertical and horizontal wiring channels. The wiring channels may in turn be programmed by the user to interconnect the various logic cells to implement the required logic function. The wiring channels comprise wiring segments connected by normally open reconfigurable programmable elements situated at the intersection of any two segments to be connected.

Other References

• P. S. Balasubramanian, S. B. Greenspan; Program Logic Array with Metal Level Personalization, IBM Technical Disclosure Bulletin, vol. 19, No. 6, Nov. 1976
• D. A. Conrad, R. D. Love, E. I. Muehldorf; Programmable Logic Array with Increased Personalization Density, IBM Technical Disclosure Bulletin, vol. 19, No. 7, Dec. 1976
• E. Carmel; U.S. Patent Application, Serial No. 06/754,653, now abandoned, filed Jul. 15, 1985, entitled "Electronically Programmable Gate Array"
• S. B. Greenspan, W. R. Kraft, V. S. Moore, J. C. Rhodes, Jr. W. L. Stahl, Jr. N. G. Thoma; Merged And/Or Array PLA Using Double Polysilicon FET Process, IBM Technical Disclosure Bulletin, vol. 23, No. 6, Nov. 1980
• F. J. Hill, Z. Navabi, C. H. Chiang, D. P. Chen, M. Masud; Hardware Compilation From An RTL to a Storage Logic Array Target; IEEE Transaction on Computer Aided Design, 1984
• Volker Popvici, Bistabile Kippstufen aus Universalen Logikschaltungen, Elektronik 1972
• Z. Lotfi, A. Tossar, 8057 L'Onde Electrique, vol. 59, Nov. 1979 No. 11
• S. C. Wong, H. C. So, J. H. Ou, J. Costello, A 5000-Gate CMOS EPLD With Multiple Logic And Interconnect Arrays; IEEE 1989, Custom Integrated Circuits Conference
• H. Stopper, A Wafer with Electrically Programmable Interconnections; 1985, IEEE International Solid-State Circuits Conference
• K. F. Smith, T. M. Carter, C. E. Hunt; Structured Logic Design of Integrated Circuits Using the Storage/Logic Array (SLA); IEEE Transactions on Electronic Devices, Apr. 1982
• J. M. Kurtzberg, E. J. Yoffa, Channel Assignment for Chip Wiring; IBM Technical Disclosure Bulletin, vol. 26, No. 3A, Aug. 1983
• J. Sklansky, Conditional-Sum Addition Logic; IEEE Transactions on Electronic Computers; 1959
• A. Weinberger; Larger Scale Integration of MOS Complex Logic: A Layout Method, IEEE Journal of Solid-state Circuits, vol. SC-2, Dec. 1967; p. 182
• R. C. Minnick; Cutpoint Cellular Logic, IEEE Transactions on Electronic Computers, Dec. 64, p. 685
• W. H. Kautz; A Cellular Threshold Array; IEEE Transactions on Electronic Computers Oct. 67, p. 680
• W. H. Kautz, K. N. Levitt, A. Waksman, Cellular Interconnection Arrays, IEEE Transactions On Computers, vol. C-17, No. 5, p. 443, May 1968
• W. H. Kautz, Cellular Logic-in-Memory Arrays, IEEE Transactions on Computers, vol. C-18, No. 8, p. 719, Aug. 1969
• S. S. Yau, C. K. Tang; Universal Logic Modules and Their Applications, IEEE Transactions On Computers, vol. C-19, No. 2, p. 141, Feb. 1970
• S. B. Akers, Jr.; A Rectangular Logic Array, IEEE Transactions On Computers, vol. C-21, No. 8, p. 848, Aug. 1972
• J. R. Jump, D. R. Fritsche; Microprogrammed Arrays, IEEE Transactions On Computers, vol. C-21, No. 9, p. 974, Sep. 1972
• D. Greer, An Associative Logic Matrix, IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, p. 679, Oct. 1976
• S. Murugesan; Programmable Universal Logic Module; Int. Journal Electronics, vol. 40, No. 5, p. 509, 1976
• R. C. Aubusson, I. Catt; Wafer-Scale Integration--A Fault-Tolerant Procedure, IEEE Journal of Solid-State Circuits, vol. SC-13, No. 3, p. 339, Jun. 1978
• R. A. Wood; A High Density Programmable Logic Array Chip; IEEE Transactions on Computers vol. C-28 No. 9, Sep. 1979
• J. I. Raffel; On the Use of Nonvolatile Programmable Links for Restructurable VLSI; CALTECH Conference on VLSI, Jan. 1979
• S. S. Patil and T. A. Welch, A Programmable Logic Approach for VLSI, IEEE Journal of Solid-State Circuits, vol. C-28, No. 9, p. 594, Sep. 1979
• M. Tanimoto, J. Murota, J. Ohmori, N. Ieda; Novel MOS PROM Using a Highly Resistive Poly-Si Resistor, IEEE Transactions On Electron Devices, vol. ED-27, No. 3, p. 51, Mar. 1980
• J. I. Raffel, M. L. Naiman, R. L. Burke, G. H. Chapman, P. G. Gottschalk; Laser Programmed VIAS For Restructurable VLSI; IEEE International Electron Devices, 1980
• A. D. Lopez, H. S. Law; A Dense Gate Matrix Layout Method for MOS VLSI, IEEE Journal of Solid-State Circuits, vol. SC-15, No. 4, p. 736, Aug. 1980
• L. Snyder; Introduction to the Configurable, Highly Parallel Computer, Nov. 1980, Revised May 1981
• H. Fujiwara, K. Kinoshita, H. Ozaki; Universal Test Sets for Programmable Logic Arrays, International Symposium on Fault-tolerant Computing, IEEE, p. 137, 1980
• A. H. Anderson; Restructurable VLSI Program of MIT Lincoln Laboratories; Semiannual Technical Summary Report to the Defense Advanced Research Projects Agency, Apr. 1, 1979-Mar. 31, 1980
• S. J. Hong, D. L. Ostapko; FITPLA: A Programamble Logic Array for Function Independent Testing, IEEE 1980, p. 131
• R. A. Wood, Y. N. Hsieh, C. A. Price, P. P. Wang, An Electrically Alterable PLA for Fast Turnaround-Time VLSI Development Hardware, IEEE Journal of Solid-State Circuits vol. SC-16, No. 5, p. 570, Oct. 1981
• P. Blankenship; Restructurable VLSI Program of MIT Lincoln Laboratories; Semiannual Technical Summary Report to the Defense Advanced Research Projects Agency, Apr. 1, 1980-Mar. 31 1981
• X. Chen, S. L. Hurst; A Consideration of the Minimum Number of Input Terminals on Universal Logic Gates and Their Realization; Int. Journal Electronics, vol. 50, No. 1, 1-13, 1981
• P. Blankenship; Restructurable VLSI Program of MIT Lincoln Laboratories; Semiannual Technical Summary Report to the Defense Advanced Research Projects Agency, Apr. 1,-Sep. 30 1981
• X. Chen, S. L. Hurst; A Comparison of Universal-Logic-Module Realizations and Their Application in the Synthesis of Combinatorial and Sequential Logic Networks, IEEE Transactions On Computers, vol. C-31, No. 2, Feb. 1982
• J. I. Raffel, G. H. Chapman, K. H. Konkle, A. M. Soares; A Demonstration of Very Large Area Integration Using Restructurable Laser Linsk; IEEE ISSCC 1982
• L. Snyder; The Configurable, Highly Parallel (CHiP) Approach for Signal Processing Applications, Proceedings of the Technical Symposium East Society of Photo-Optical Instrumentation Engineers, 1982
• P. Blankenship; Restructurable VLSI Program, Semiannual Technical Summary Report to the Defense Advanced Research Projects Agency, Oct. 1, 1981-Mar. 31, 1982
• A. H. Anderson, Restructurable VLSI, Redundancy Workshop, IEEE Journal of Solid-State Circuits and Technology Committee, May 5, 1982
• J. P. Hayes; A Unified Switching Theory with Applications to VLSI Design, Proceedings of the IEEE, vol. 70, No. 10, Oct. 1982
• M. Sami, R. Stefanelli; Reconfigurable Architectures for VLSI Processing Arrays, National Computer Conference, 1983, p. 565
• P. Blankenship; Restructurable VLSI Program of MIT Lincoln Laboratories; Semiannular Technical Summary Report to the Defence Advanced Research Projects Agency, Apr. 1-Sep. 30, 1982
• J. I. Raffel; Restructurable VLSI Using Laser Cutting & Linking, SPIE/LA'83, Jan. 17-21, 1983
• J. I. Raffel, J. F. Freidin, G. H. Chapman; Laser-Formed Connections Using Polyimide; Applied Physics Letters, vol. 42, No. 8, p. 705, Apr. 15, 1983
• J. I. Raffel, A. H. Anderson, G. H. Chapman, S. L. Garverick, K. H. Konkle, B. Mathur, A. M. Soares; A Demonstration of Very Large Area Integration Using Laser Restructuring; International Symposium on Circuits and Systems, May 2-4, 1983
• S. L. Garverick, E. A. Pierce; Assignment and Linking Software For Restructurable VLSI; IEEE 1983 Custom Integrated Circuits Conference; May 23-25, 1983
• S. L. Garverick, E. A. Pierce; A Single Wafer 16-Point 16-MHZ FFT Processor; IEEE Proceedings of the Custom Integrated Circuits Conference, May 1983
• J. I. Raffel, A. H. Anderson, G. H. Chapman, S. L. Garverick, K. H. Konkle, B. Mathur, A. M. Soares; A Demonstration of Very Large Area Integration Using Laser Restructuring; International Symposium on Circuits and Systems, May 2-4, 1983 (vol. 2 of 3)
• G. Gentile, M. G. Sami, M. Terzoli, Design of Switches for Self-Reconfiguring VLSI Array Structures; Microprocessing and Microprogramming, 14; p. 99, 1984
• A. Srivastava, S. Gupta C. Shekhar, Computer-Aided Design of an Eight Bit Binary Counter N-MOS Chip for Large Scale Integration (LSI), Microelectronics and Reliability; Pergamon Press, vol. 24, No. 5, p. 885, 1984
• K. S. Hedlund, L. Snyder; Systolic Architectures--A Wafer Scale Approach, IEE 1984
• J. I. Raffel, A. H. Anderson, G. H. Chapman, K. H. Konkle, B. Mathur, A. S. Soares, P. W. Wyatt; A Wafer-Scale Digital Integrator, IEEE International Conference on Computer Design--VLSI in Computers 1984
• J. Wawrzynek, C. Mead; A VLSI Architecture for Sound Synthesis; Department of Computer Science California Institute of Technology, 5158:TR84, Oct. 10, 1984
• P. W. Watt, J. I. Raffel, G. H. Chapman, B. Mathur, J. A. Burns, T. O. Herndon; Process Considerations in Restructurable VLSI for Wafer-Scale Integration; Technical Digest of the International Electron Devices Meeting p. 626, 1984
• G. H. Chapman, A. H. Anderson, K.H. Konkle, B. Mathur, J. I. Raffel, A. M. Soares; Interconnection and Testing of a Wafer-Scale Circuit with Laser Processing; Digest of Technical Papers of the Conference on Lasers and Electro-Optics, Jun. 19-22 1984
• T. E. Mangir; Sources of Failures and Yield Improvement for VLSI and Restructurable Interconnects for RVLSI and WSI; Part II--Restructurable Interconnects for RVLSI and WSI, Proceedings of the IEEE vol. 72, No. 12, Dec. 1984
• J. I. Raffel, A. H. Anderson, G. H. Chapman, K.H. Konkle, B. Mathur, A. M. Soares, P. W. Wyatt; A Wafer-Scale Digital Integrator Using Restructurable VSLI; IEEE Journal of Solid-State Circuits, vol. SC-20, No. 1, p. 399, Feb. 1985
• N. Sato, T. Nawata, K. Wada; A new Programmable Cell Utilizing Insulator Breakdown, IEEE, 1985
• K. S. Hedlund; WASP-A Wafer-scale Systolic Processor; IEEE p. 665, 1985
• MOSFET Look-Ahead Bit Incrementor/Decrementor; IBM Technical Disclosure Bulletin; vol. 28 No. 2 Jul. 1985
• M. J. Foster; A Specialized Silicon Compiler and Programmable Chip for Language Recognition, VLSI Electronics Microstructure Science, vol. 14, p. 139, 1986
• Y. H. Coi, D. S. Fussell, M. Malek; Fault Diagnosis of Switches in Wafer-Scale Arrays; IEEE p. 292, 1986
• O. Ishizuka, Synthesis of a Pass Transistor Network Applied to Multi-Valued Logic, The Sixteenth International Symposium on Multiple-valued Logic; May 27-29, p. 51, 198