U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Video processing module using a second programmable logic device which reconfigures a first programmable logic device for data transformation

Patent 5497498 Issued on March 5, 1996. Estimated Expiration Date: Icon_subject September 28, 2013. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Interconnectors
Patent #: 4201435
Issued on: 05/06/1980
Inventor: Nakamura ,   et al.

Method and system for whole picture image processing
Patent #: 4229797
Issued on: 10/21/1980
Inventor: Ledley

Systolic array apparatuses for matrix computations
Patent #: 4493048
Issued on: 01/08/1985
Inventor: Kung ,   et al.

Systolic array
Patent #: 4727503
Issued on: 02/23/1988
Inventor: McWhirter

Process for preparing hollow expanded snacks
Patent #: 4752493
Issued on: 06/21/1988
Inventor: Moriki

Computer graphics windowing system for the display of multiple dynamic images
Patent #: 4954819
Issued on: 09/04/1990
Inventor: Watkins

Method of using electronically reconfigurable logic circuits
Patent #: 5036473
Issued on: 07/30/1991
Inventor: Butts, et al.

High-performance user programmable logic device (PLD)
Patent #: 5046035
Issued on: 09/03/1991
Inventor: Jigour, et al.

Method of and means for processing image data
Patent #: 5070531
Issued on: 12/03/1991
Inventor: Schuerman, et al.

Custom tooled printed circuit board
Patent #: 5077451
Issued on: 12/31/1991
Inventor: Mohsen

More ...

Inventor

Assignee

Application

No. 128494 filed on 09/28/1993

US Classes:

710/104, System configuring345/418COMPUTER GRAPHICS PROCESSING

Examiners

Primary: Lim, Krisna

Attorney, Agent or Firm

International Class

G06F 013/00

Abstract

A video processing module designed for high performance using economical components. A programmable logic device (PLD) is configured to modify a data stream, in particular a video stream. The PLD can be connected to a memory resource. In addition, the PLD can be connected to a second PLD through an interruptable connection. The second PLD can be optimized for bus interface communication and connected to an external system, typically a host computer. The second PLD can take commands from the host to prepare a processing configuration for the first PLD and can connect when needed to download a configuration to the first PLD through the interruptable connection. An array of these modules can be connected in a systolic array to provide powerful, pipelined video processing.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?