U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Multi-chip module having thermal contacts

Patent 5432675 Issued on July 11, 1995. Estimated Expiration Date: Icon_subject November 15, 2013. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Method of making an electronic device using an uniaxial conductive adhesive
Patent #: 4667401
Issued on: 05/26/1987
Inventor: Clements ,   et al.

Chip on board package for integrated circuit devices using printed circuit boards and means for conveying the heat to the opposite side of the package from the chip mounting side to permit the heat to dissipate therefrom
Patent #: 4729061
Issued on: 03/01/1988
Inventor: Brown

Multichip integrated circuit packaging configuration and method
Patent #: 4783695
Issued on: 11/08/1988
Inventor: Eichelberger ,   et al.

Advanced polymers on metal printed wiring board
Patent #: 4963697
Issued on: 10/16/1990
Inventor: Peterson, et al.

Multi-level circuit structure utilizing conductive cores having conductive protrusions and cavities therein
Patent #: 5121299
Issued on: 06/09/1992
Inventor: Frankeny, et al.

Multiple lamination high density interconnect process and structure employing a variable crosslinking adhesive
Patent #: 5161093
Issued on: 11/03/1992
Inventor: Gorczyca, et al.

Liquid jet recording head with bump connector wiring Patent #: 5227812
Issued on: 07/13/1993
Inventor: Watanabe, et al.

Inventors

Application

No. 151871 filed on 11/15/1993

US Classes:

361/719, Circuit board mounted174/261, With particular conductive connection (e.g., crossover)257/700, Multiple contact layers separated from each other by insulator means and forming part of a package or housing (e.g., plural ceramic layer package)257/E23.072, Characterized by materials (EPO)257/E23.077, Materials of insulating layers or coatings (EPO)257/E23.105, Wire-like or pin-like cooling fins or heat sinks (EPO)257/E23.169, Interconnection structure between plurality of semiconductor chips being formed on or in insulating substrates (EPO)361/705, By specific coating361/795Plural dielectric layers

Examiners

Primary: Tolin, Gerald P.

Attorney, Agent or Firm

International Class

H05K 007/20

Abstract

A multi-chip module (MCM) having semiconductor chips on a top surface of multi-layered interconnection circuits formed on a planar surface of a substrate including: (a) multi-layered interconnection circuits comprising alternatively laminated interconnection layers with insulating layers, and thermal contacts, each of the thermal contacts comprising successively laminated interconnection layers on a bottom and on side-walls of a vertical hole penetrating a plurality of the insulating layers, and a thermal conductor filling the vertical hole on the successively laminated interconnection layers, and (b) a plurality of the semiconductor chips attached to the thermal conductor. In a preferred embodiment, a V-shaped vertical hole is formed in the insulating layers of polyimide for a thermal contact, copper films are successively laminated thereon, unpatterned copper and gold films are deposited thereon, and the entire surface of the metal film including the hole is coated by a silver-powder containing epoxy film, to which semiconductor chips are adhered.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?