Abstract Claims Description Full Text

Abstract

A programmable logic device includes a configuration memory expanded to store two or more complete sets of configuration data. A switch on the output of the configuration memory controls the selection of the configuration data applied to the configurable logic block. Each configurable logic block has one data storage device per set of configuration data. The configurable logic blocks may be re-configured within a user's clock cycle.During a first period, the switch on the output of the configuration memory selects and passes configuration data from the first set of configuration data. The configurable routing matrix and configurable logic block are configured according to this first set of configuration data and store results in a first storage device. During a second period, the switch selects and passes the second set of configuration data. Then the configurable routing matrix and configurable logic block are configured according to the second set of configuration data, the function generator performs the second logic function, and the outputs are passed or stored by the second output device. At the end of the last period the function is available to the user.

Other References

• Xilinx Programmable Gate Array Data Book, 1993, available from Xilinx, Inc., 2100 Logic Drive, San Jose, Calif. 95124
• Narasimha B. Bhat, Kamal Chaudhary, and Ernest S. Kuh, "Performance-Oriented Fully Routable Dynamic Architecture for a Field Programmable Logic Device", Electronic Research Laboratory, College of Engineering, University of California, Berkeley, 1 Jun. 1993
• Chi-Yuan Chin, et al., "A Dynamically Reconfigurable Interconnection Chip" Session XX: Special Purpose Accelerators; IEEE International Solid-State Circuits Conference, pp. 276-277, 425; Feb. 27, 1987
• Andre DeHon, "DPGA-Coupled Microporcessors: Commodity ICs for the Early 21st Century", NE43-791, 545 Technology Square, Cambridge, Mass. 02139, 10 pgs, Jan. 6, 199